參數(shù)資料
型號: AD5570YRS-REEL7
廠商: Analog Devices Inc
文件頁數(shù): 14/24頁
文件大?。?/td> 0K
描述: IC DAC 16BIT SERIAL IN 16SSOP
產品培訓模塊: Data Converter Fundamentals
DAC Architectures
標準包裝: 500
設置時間: 12µs
位數(shù): 16
數(shù)據(jù)接口: 串行
轉換器數(shù)目: 1
電壓電源: 雙 ±
功率耗散(最大): 150mW
工作溫度: -40°C ~ 125°C
安裝類型: 表面貼裝
封裝/外殼: 16-SSOP(0.209",5.30mm 寬)
供應商設備封裝: 16-SSOP
包裝: 帶卷 (TR)
輸出數(shù)目和類型: 1 電壓,雙極
采樣率(每秒): 83k
AD5570
Rev. C | Page 21 of 24
MICROPROCESSOR INTERFACING
Microprocessor interfacing to the AD5570 is via a serial bus
that uses standard protocol compatible with microcontrollers
and DSP processors. The communications channel is a 3-wire
(minimum) interface consisting of a clock signal, a data signal,
and a synchronization signal. The AD5570 requires a 16-bit
data word with data valid on the falling edge of SCLK.
For all the interfaces, the DAC output update can be done auto-
matically when all the data is clocked in, or it can be done under
the control of LDAC. The contents of the DAC register can be
read using the readback function.
AD5570 to MC68HC11 Interface
Figure 42 shows an example of a serial interface between the
AD5570 and the MC68HC11 microcontroller. The serial periph-
eral interface (SPI) on the MC68HC11 is configured for master
mode (MSTR = 1), clock polarity bit (CPOL = 0), and the clock
phase bit (CPHA = 1). The SPI is configured by writing to the SPI
control register (SPCR); see documentation on the MC68HC11.
SCK of the MC68HC11 drives the SCLK of the AD5570, the
MOSI output drives the serial data line (SDIN) of the AD5570,
and the MISO input is driven from SDO. The SYNC is driven
from one of the port lines, in this case, PC7.
When data is being transmitted to the AD5570, the SYNC line
(PC7) is taken low and data is transmitted MSB first. Data appear-
ing on the MOSI output is valid on the falling edge of SCK. Eight
falling clock edges occur in the transmit cycle; therefore, in order
to load the required 16-bit word, PC7 is not brought high until
the second 8-bit word has been transferred to the DACs input
shift register.
AD5570*
SCLK
SDIN
SYNC
MOSI
SCLK
PC7
MC68HC11*
*ADDITIONAL PINS OMITTED FOR CLARITY.
SDO
MISO
03
76
0-
01
4
Figure 42. AD5570 to MC68HC11 Interface
LDAC is controlled by the PC6 port output. The DAC can be
updated after each 2-byte transfer by bringing LDAC low. This
example does not show other serial lines for the DAC. If CLR
were used, control it by the Port Output PC5.
AD5570 to 8xC51 Interface
The AD5570 requires a clock synchronized to the serial data. For
this reason, the 8xC51 must be operated in Mode 0. In this mode,
serial data enters and exits through RxD, and a shift clock is
output on TxD.
P3.3 and P3.4 are bit-programmable pins on the serial port and
are used to drive SYNC and LDAC, respectively.
The 8xC51 provides the LSB of its SBUF register as the first bit
in the data stream. The user must ensure that the data in the SBUF
register is arranged correctly because the DAC expects MSB first.
AD5570*
SCLK
SDIN
SYNC
TxD
P3.3
8xC51*
*ADDITIONAL PINS OMITTED FOR CLARITY.
RxD
LDAC
P3.4
03
76
0-
01
5
Figure 43. AD5570 to 8xC51 Interface
When data is to be transmitted to the DAC, P3.3 is taken low. Data
on RxD is clocked out of the microcontroller on the rising edge
of TxD and is valid on the falling edge. As a result, no glue logic
is required between this DAC and the microcontroller interface.
The 8xC51 transmits data in 8-bit bytes with only eight falling
clock edges occurring in the transmit cycle. Because the DAC
expects a 16-bit word, SYNC (P3.3) must be left low after the first
eight bits are transferred. After the second byte has been trans-
ferred, the P3.3 line is taken high. The DAC can be updated using
LDAC via P3.4 of the 8xC51.
相關PDF資料
PDF描述
MAX4029EWP+ IC AMP VIDEO MUX 2:1 20-SOIC
VE-JWB-MW-S CONVERTER MOD DC/DC 95V 100W
LTC1821-1BIGW#TRPBF IC D/A CONV 16BIT PRECISE 36SSOP
LTC1821BIGW#TR IC D/A CONV 16BIT PRECISE 36SSOP
LTC1821-1BIGW#TR IC D/A CONV 16BIT PRECISE 36SSOP
相關代理商/技術參數(shù)
參數(shù)描述
AD5570YRSZ 功能描述:IC DAC 16BIT SERIAL IN 16SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1,000 系列:- 設置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉換器數(shù)目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應商設備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*
AD5570YRSZ-REEL 功能描述:IC DAC 16BIT SERIAL IN 16SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應商設備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD5570YRSZ-REEL7 功能描述:IC DAC 16BIT SERIAL IN 16SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應商設備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD557JN 功能描述:IC DAC 8BIT V-OUT 16-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:DACPORT® 標準包裝:47 系列:- 設置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應商設備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流,單極;1 電流,雙極 采樣率(每秒):*
AD557JNZ 功能描述:IC DAC 8BIT V-OUT 16-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:DACPORT® 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉換器數(shù)目:2 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應商設備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓,單極 采樣率(每秒):* 產品目錄頁面:1398 (CN2011-ZH PDF)