參數資料
| 型號： | AD5590BBC |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 19/44頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC I/O PORT16 W/AMP 80CSPBGA |
| 標準包裝： | 1 |
| 位數： | 12 |
| 采樣率（每秒）： | 1M |
| 數據接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉換器數目： | 2 |
| 功率耗散（最大）： | 12.5mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 80-LFBGA，CSPBGA |
| 供應商設備封裝： | 80-CSP-BGA（10x10） |
| 包裝： | 托盤 |
| 輸入數目和類型： | 16 個單端，單極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD5590
Rev. A | Page 26 of 44
THEORY OF OPERATION
The AD5590 is an analog I/O module. The output port contains
sixteen 12-bit voltage output DAC channels. The DAC channels
are divided into two groups of eight DACs, each of which can be
programmed independently. Each group of DACs contains its
own internal 2.5 V reference. The references are powered down
by default allowing the use of external references, if required.
Either internal reference can be powered up and used as a refer-
ence for the ADC section. This is achieved by connecting the
appropriate VREFINx/VREFOUTx pin to VREFA. Because the VREFINx/
VREFOUTx pins have different input and output impedances it is
not possible to use one internal reference for both DAC groups
without buffering.
The input port comprises a single, 12-bit, 1 MSPS ADC with
16 multiplexed input channels. The ADC contains a sequencer
that allows it to sample any combination of the sixteen channels.
The AD5590 also contains eight rail-to-rail low noise amplifiers.
These amplifiers can be used independently or as part of signal
condition for the input or output ports.
DAC SECTION
Sixteen DACs make up the output port of the AD5590. Each
DAC consists of a string of resistors followed by an output
buffer amplifier. The sixteen DACs are divided into two groups
of eight with each group having its own internal 2.5 V reference
with an internal gain of 2. Figure 52 shows a block diagram of
the DAC architecture.
DAC REGISTER
REF (+)
DACVDD
VOUTx
GND
REF (–)
RESISTOR
STRING
OUTPUT
AMPLIFIER
(GAIN = +2)
07
691
-05
2
Figure 52. DAC Architecture
Because the input coding to the DAC is straight binary, the ideal
output voltage when using an external reference is given by
N
REFIN
OUT
D
V
2
The ideal output voltage when using the internal reference is
given by
N
REFOUT
OUT
D
V
2
where:
D
= decimal equivalent of the binary code that is loaded to the
DAC register (0 to 4095).
N
= 12.
Resistor String
The resistor string section is shown in Figure 53. It is simply
a string of resistors, each of Value R. The code loaded into
the DAC register determines at which node on the string the
voltage is tapped off to be fed into the output amplifier. The
voltage is tapped off by closing one of the switches connecting
the string to the amplifier. Because it is a string of resistors, it is
guaranteed monotonic.
TO OUTPUT
AMPLIFIER
R
07
69
1-
05
3
Figure 53. Resistor String
DAC Internal Reference
The DAC section has two on-chip 2.5 V references with
an internal gain of 2, giving a full-scale output of 5 V. The
on-board reference is off at power-up, allowing the use of
an external reference. The internal references are enabled
via a write to the appropriate control register (see Table 11).
The internal references associated with each group of DACs
are available at the VREFIN1/VREFOUT1 and VREFIN2/VREFOUT2 pins. A
buffer is required if the reference output is used to drive external
loads. When using the internal reference, it is recommended
that a 100 nF capacitor be placed between the reference output
and DACGND for reference stability.
Individual channel power-down is not supported while using
the internal reference.
DAC Output Amplifier
The output buffer amplifier can generate rail-to-rail voltages on
its output, which gives an output range of 0 V to DACVDD. The
amplifier is capable of driving a load of 2 kΩ in parallel with
1000 pF to DACGND. The source and sink capabilities of the
output amplifier can be seen in Figure 13. The slew rate is
1.5 V/μs with a to scale settling time of 10 μs.
相關PDF資料 |
PDF描述 |
|---|---|
| AD5621BKSZ-500RL7 | IC DAC 12BIT SPI 5V SC70-6 |
| AD5626BRMZ-REEL7 | IC DAC NANO 12BIT 8-MSOP |
| AD5662BRM-1 | IC DAC 16BIT BUFF V-OUT 8-MSOP |
| AD5663RBCPZ-3R2 | IC DAC NANO 16BIT DUAL 10-LFCSP |
| AD5664BCPZ-R2 | IC DAC NANO 16BIT QUAD 10-LFCSP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD5590BBCZ | 功能描述:IC ADC I/O PORT-16 AMP 80-CSPBGA RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數:12 采樣率（每秒）:20M 數據接口:并聯 轉換器數目:2 功率耗散（最大）:155mW 電壓電源:模擬和數字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數目和類型:4 個單端，單極；2 個差分，單極 產品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD5592RBCBZ-1-RL7 | 功能描述:IC DAC/ADC 12BIT OCT SPI 16WLCSP 制造商:analog devices inc. 系列:- 包裝:剪切帶（CT） 零件狀態(tài):在售 類型:ADC，DAC 分辨率（位）:12 b 采樣率（每秒）:400k 數據接口:SPI 電壓源:單電源 電壓 - 電源:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:16-UFBGA，WLCSP 供應商器件封裝:16-WLCSP(1.96x1.96) 標準包裝:1 |
| AD5592RBCBZ-RL7 | 功能描述:IC DAC/ADC 12BIT OCT SPI 16WLCSP 制造商:analog devices inc. 系列:* 零件狀態(tài):在售 標準包裝:1 |
| AD5592RBCPZ-1-RL7 | 功能描述:IC DAC/ADC 12BIT OCT SPI 16LFCSP 制造商:analog devices inc. 系列:* 零件狀態(tài):在售 標準包裝:1 |
| AD5592RBCPZ-RL7 | 功能描述:IC DAC/ADC 12BIT OCT SPI 16LFCSP 制造商:analog devices inc. 系列:- 包裝:剪切帶（CT） 零件狀態(tài):在售 類型:ADC，DAC 分辨率（位）:12 b 采樣率（每秒）:400k 數據接口:SPI 電壓源:單電源 電壓 - 電源:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:16-WFQFN，CSP 供應商器件封裝:16-LFCSP-WQ（3x3） 標準包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復。