the ASCLK , AD" />
參數(shù)資料
型號： AD5590BBC
廠商： Analog Devices Inc
文件頁數(shù)： 28/44頁
文件大?。?/td> 0K
描述： IC ADC I/O PORT16 W/AMP 80CSPBGA
標(biāo)準(zhǔn)包裝： 1
位數(shù)： 12
采樣率（每秒）： 1M
數(shù)據(jù)接口： DSP，MICROWIRE?，QSPI?，串行，SPI?
轉(zhuǎn)換器數(shù)目： 2
功率耗散（最大）： 12.5mW
電壓電源： 單電源
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 80-LFBGA，CSPBGA
供應(yīng)商設(shè)備封裝： 80-CSP-BGA（10x10）
包裝： 托盤
輸入數(shù)目和類型： 16 個單端，單極
AD5590
Rev. A | Page 34 of 44
ACCESSING THE ADC BLOCK
The ADC register can be accessed via the serial interface using
the ASCLK , ADIN, ADOUT, and ASYNC pins. The VDRIVE pin
can be used to dictate the logic levels of the output pins, allow-
ing the ADC to be interfaced to a 3 V DSP while the ADC is
operating at 5 V.
ADC Modes of Operation
The ADC has a number of different modes of operation. These
modes are designed to provide flexible power management options.
These options can be chosen to optimize the power dissipation/
throughput rate ratio for differing application requirements.
The mode of operation of the ADC is controlled by the power
management bits, PM1 and PM0, in the ADC control register,
as detailed in Table 21. When power supplies are first applied to
the ADC, ensure that the ADC is placed in the required mode
of operation (see the Powering Up the ADC section).
Normal Mode (PM1 = PM0 = 1)
This mode is intended for the fastest throughput rate perfor-
mance because the user does not have to worry about any
power-up times with the ADC remaining fully powered at all
times. Figure 64 shows the general diagram of the operation of
the ADC in this mode.
NOTES
1. CONTROL REGISTER DATA IS LOADED ON FIRST 12 SCLK CYCLES.
2. SHADOW REGISTER DATA IS LOADED ON FIRST 16 SCLK CYCLES.
ASYNC
ASCLK
1
16
12
CHANNE L IDENTIFIER BITS + CONVERSION RESULT
DATA IN TO CONTROL/SHADOW REGISTER
ADOUT
ADIN
07691-
064
Figure 64. ADC Normal Mode Operation
The conversion is initiated on the falling edge of ASYNC and
the track-and-hold enters hold mode as described in the Serial
Interface section. The data presented to the ADC on the ADIN
line during the first 12 clock cycles of the data transfer is loaded
to the ADC control register (provided the write bit is 1). If the
previous write had SEQ = 0 and shadow = 1, the data presented on
the ADIN line on the next 16 ASCLK cycles is loaded into the
shadow register. The ADC remains fully powered up in normal
mode at the end of the conversion as long as PM1 and PM0 are
set to 1 in the write transfer during that conversion. To ensure
continued operation in normal mode, PM1 and PM0 are both
loaded with 1 on every data transfer. Sixteen serial clock cycles
are required to complete the conversion and access the conver-
sion result. The track-and-hold returns to track on the 14th
ASCLK falling edge. ASYNC can then idle high until the next
conversion or can idle low until sometime prior to the next
conversion, (effectively idling ASYNC low).
When a data transfer is complete (ADOUT has returned to
three-state, weak/TRI bit = 0), another conversion can be
initiated by bringing ASYNC low again after the quiet time,
tQUIET, has elapsed.
Full Shutdown (PM1 = 1, PM0 = 0)
In this mode, all internal circuitry on the ADC is powered
down. The ADC retains information in the ADC control
register during full shutdown. The ADC remains in full
shutdown until the power management bits in the control
register, PM1 and PM0, are changed.
If a write to the ADC control register occurs while the ADC is
in full shutdown, with the power management bits changed to
PM0 = PM1 = 1, normal mode, the ADC begins to power up
on the ASYNC rising edge. The track-and-hold that was in hold
while the ADC was in full shutdown return to track on the 14th
ASCLK falling edge.
To ensure that the ADC is fully powered up, tPOWER-UP (t12)
should elapse before the next ASYNC falling edge. Figure 65
shows the general diagram for this sequence.
ASCLK
1
16
1
14
16
14
ADOUT
PART IS IN FULL
SHUTDOWN
PART BEGINS TO POWER UP ON ASYNC
RISING EDGE AS PM1 = 1, PM0 = 1
PART IS FULLY POWERED UP
ONCE TPOWER UP HAS ELAPSED
ADIN
ASYNC
t12
CHANNE L IDENTIFIER BITS + CONVERSION RESULT
DATA IN TO CONTROL REGISTER
CONTROL REGISTER IS LOADED ON THE
FIRST 12 CLOCKS, PM1 = 1, PM0 = 1
TO KEEP PART IN NORMAL MODE, LOAD
PM1 = 1, PM0 = 1 IN CONTROL REGISTER
DATA IN TO CONTROL/SHADOW REGISTER
07691-
065
Figure 65. Full Shutdown Mode Operation
相關(guān)PDF資料
PDF描述
AD5621BKSZ-500RL7 IC DAC 12BIT SPI 5V SC70-6
AD5626BRMZ-REEL7 IC DAC NANO 12BIT 8-MSOP
AD5662BRM-1 IC DAC 16BIT BUFF V-OUT 8-MSOP
AD5663RBCPZ-3R2 IC DAC NANO 16BIT DUAL 10-LFCSP
AD5664BCPZ-R2 IC DAC NANO 16BIT QUAD 10-LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5590BBCZ 功能描述:IC ADC I/O PORT-16 AMP 80-CSPBGA RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
AD5592RBCBZ-1-RL7 功能描述:IC DAC/ADC 12BIT OCT SPI 16WLCSP 制造商:analog devices inc. 系列:- 包裝:剪切帶（CT） 零件狀態(tài):在售 類型:ADC，DAC 分辨率（位）:12 b 采樣率（每秒）:400k 數(shù)據(jù)接口:SPI 電壓源:單電源 電壓 - 電源:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:16-UFBGA，WLCSP 供應(yīng)商器件封裝:16-WLCSP(1.96x1.96) 標(biāo)準(zhǔn)包裝:1
AD5592RBCBZ-RL7 功能描述:IC DAC/ADC 12BIT OCT SPI 16WLCSP 制造商:analog devices inc. 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1
AD5592RBCPZ-1-RL7 功能描述:IC DAC/ADC 12BIT OCT SPI 16LFCSP 制造商:analog devices inc. 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1
AD5592RBCPZ-RL7 功能描述:IC DAC/ADC 12BIT OCT SPI 16LFCSP 制造商:analog devices inc. 系列:- 包裝:剪切帶（CT） 零件狀態(tài):在售 類型:ADC，DAC 分辨率（位）:12 b 采樣率（每秒）:400k 數(shù)據(jù)接口:SPI 電壓源:單電源 電壓 - 電源:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:16-WFQFN，CSP 供應(yīng)商器件封裝:16-LFCSP-WQ（3x3） 標(biāo)準(zhǔn)包裝:1
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*