- 您現(xiàn)在的位置：買賣IC網 > PDF目錄8593 > AD5669RBRUZ-2-RL7 (Analog Devices Inc)IC DAC 16BIT I2C/SRL 16TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD5669RBRUZ-2-RL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 3/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 16BIT I2C/SRL 16TSSOP |
| 標準包裝： | 1,000 |
| 系列： | denseDAC |
| 設置時間： | 2.5µs |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | I²C，串行 |
| 轉換器數(shù)目： | 8 |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 16-TSSOP |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | * |
| 采樣率（每秒）： | 166k |
第1頁第2頁當前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Data Sheet
AD5629R/AD5669R
Rev. D | Page 11 of 32
Table 6. Pin Function Descriptions
Pin No.
LFCSP
TSSOP
WLCSP
Mnemonic
Description
15
1
B2
LDAC
Pulsing this pin low allows any or all DAC registers to be updated if the input registers
have new data. This allows all DAC outputs to simultaneously update. Alternatively,
this pin can be tied permanently low.
16
2
A4
A0
Address Input. Sets the least significant bit of the 7-bit slave address.
1
3
B3
VDD
Power Supply Input. These parts can be operated from 2.7 V to 5.5 V. Decouple the
supply with a 10 F capacitor in parallel with a 0.1 F capacitor to GND.
2
4
B4
VOUTA
Analog Output Voltage from DAC A. The output amplifier has rail-to-rail operation.
3
5
C4
VOUTC
Analog Output Voltage from DAC C. The output amplifier has rail-to-rail operation.
4
6
C3
VOUTE
Analog Output Voltage from DAC E. The output amplifier has rail-to-rail operation.
5
7
D4
VOUTG
Analog Output Voltage from DAC G. The output amplifier has rail-to-rail operation.
6
8
D3
VREFIN/VREFOUT
The AD5629R/AD5669R have a common pin for reference input and reference
output. When using the internal reference, this is the reference output pin. When
using an external reference, this is the reference input pin. The default for this pin is
as a reference input.
7
9
D2
CLR
Asynchronous Clear Input. The CLR input is falling edge sensitive. When CLR is low, all
LDAC pulses are ignored. When CLR is activated, the input register and the DAC
register are updated with the data contained in the CLR code register—zero scale,
midscale, or full scale. The default setting clears the output to 0 V.
8
10
D1
VOUTH
Analog Output Voltage from DAC H. The output amplifier has rail-to-rail operation.
9
11
C1
VOUTF
Analog Output Voltage from DAC F. The output amplifier has rail-to-rail operation.
10
12
C2
VOUTD
Analog Output Voltage from DAC D. The output amplifier has rail-to-rail operation.
11
13
B1
VOUTB
Analog Output Voltage from DAC B. The output amplifier has rail-to-rail operation.
12
14
A1
GND
Ground Reference Point for All Circuitry on the Parts.
13
15
A3
SDA
Serial Data Input. This is used in conjunction with the SCL line to clock data into or
out of the 32-bit input shift register. It is a bidirectional, open-drain data line that
should be pulled to the supply with an external pull-up resistor.
14
16
A2
SCL
Serial Clock Line. This is used in conjunction with the SDA line to clock data into or
out of the 32-bit input shift register.
17
N/A
Exposed Pad
(EPAD)
The exposed pad must be tied to GND.
相關PDF資料 |
PDF描述 |
|---|---|
| AD5348BRU | IC DAC 12BIT OCTAL VOUT 38-TSSOP |
| VI-23D-MY-B1 | CONVERTER MOD DC/DC 85V 50W |
| VE-B6L-MV-B1 | CONVERTER MOD DC/DC 28V 150W |
| VI-23B-MY-B1 | CONVERTER MOD DC/DC 95V 50W |
| VE-B6H-MV-B1 | CONVERTER MOD DC/DC 52V 150W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD566A | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Speed 12-Bit Monolithic D/A Converters |
| AD566AJCWG | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:12-Bit Digital-to-Analog Converter |
| AD566AJD | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Speed 12-Bit Monolithic D/A Converters |
| AD566AJN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:12-Bit Digital-to-Analog Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復。