參數(shù)資料
型號(hào): AD5735ACPZ
廠商: Analog Devices Inc
文件頁數(shù): 32/48頁
文件大小: 0K
描述: IC DAC QUAD VOLT CUR 64-LFCSP
標(biāo)準(zhǔn)包裝: 1
設(shè)置時(shí)間: 18µs
位數(shù): 12
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 4
電壓電源: 模擬和數(shù)字,雙 ±
工作溫度: -40°C ~ 105°C
安裝類型: 表面貼裝
封裝/外殼: 64-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 64-LFCSP-VQ(9x9)
包裝: 托盤
輸出數(shù)目和類型: 4 電流,4 電壓
采樣率(每秒): *
AD5735
Data Sheet
Rev. C | Page 38 of 48
Status Register
The status register is a read-only register. This register contains
any fault information, as a well as a ramp active bit (Bit D9) and
a user toggle bit (Bit D11). When the STATREAD bit in the
main control register is set, the status register contents can be
read back on the SDO pin during every write sequence. Alterna-
tively, if the STATREAD bit is not set, the status register can be
read using the normal readback operation (see the Readback
Operation section).
Table 32. Decoding the Status Register
MSB
LSB
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
DC-DCD DC-DCC DC-DCB DC-DCA User
toggle
PEC
error
Ramp
active
Over
temp
V
OUT_D
fault
V
OUT_C
fault
V
OUT_B
fault
V
OUT_A
fault
I
OUT_D
fault
I
OUT_C
fault
I
OUT_B
fault
I
OUT_A
fault
Table 33. Status Register Bit Descriptions
Bit Name
Description
DC-DCD
In current output mode, this bit is set if the dc-to-dc converter on Channel D cannot maintain compliance, for example, if
the dc-to-dc converter is reaching its V
MAX voltage; in this case, the IOUT_D fault bit is also set. See the DC-to-DC Converter VMAX
Functionality section for more information about the operation of this bit under this condition.
In voltage output mode, this bit is set if the dc-to-dc converter on Channel D is unable to regulate to 15 V as expected.
When this bit is set, it does not result in the FAULT pin going high.
DC-DCC
In current output mode, this bit is set if the dc-to-dc converter on Channel C cannot maintain compliance, for example, if
the dc-to-dc converter is reaching its V
MAX voltage; in this case, the IOUT_C fault bit is also set. See the DC-to-DC Converter VMAX
Functionality section for more information about the operation of this bit under this condition.
In voltage output mode, this bit is set if the dc-to-dc converter on Channel C is unable to regulate to 15 V as expected.
When this bit is set, it does not result in the FAULT pin going high.
DC-DCB
In current output mode, this bit is set if the dc-to-dc converter on Channel B cannot maintain compliance, for example, if
the dc-to-dc converter is reaching its V
MAX voltage; in this case, the IOUT_B fault bit is also set. See the DC-to-DC Converter VMAX
Functionality section for more information about the operation of this bit under this condition.
In voltage output mode, this bit is set if the dc-to-dc converter on Channel B is unable to regulate to 15 V as expected.
When this bit is set, it does not result in the FAULT pin going high.
DC-DCA
In current output mode, this bit is set if the dc-to-dc converter on Channel A cannot maintain compliance, for example, if
the dc-to-dc converter is reaching its V
MAX voltage; in this case, the IOUT_A fault bit is also set. See the DC-to-DC Converter VMAX
Functionality section for more information about the operation of this bit under this condition.
In voltage output mode, this bit is set if the dc-to-dc converter on Channel A is unable to regulate to 15 V as expected.
When this bit is set, it does not result in the FAULT pin going high.
User Toggle
User toggle bit. This bit is set or cleared via the software register and can be used to verify data communications, if needed.
PEC Error
Denotes a PEC error on the last data-word received over the SPI interface.
Ramp Active
This bit is set while any output channel is slewing (digital slew rate control is enabled on at least one channel).
Over Temp
This bit is set if the AD5735 core temperature exceeds approximately 150°C.
V
OUT_D Fault
This bit is set if a fault is detected on the V
OUT_D pin.
V
OUT_C Fault
This bit is set if a fault is detected on the V
OUT_C pin.
V
OUT_B Fault
This bit is set if a fault is detected on the V
OUT_B pin.
V
OUT_A Fault
This bit is set if a fault is detected on the V
OUT_A pin.
I
OUT_D Fault
This bit is set if a fault is detected on the I
OUT_D pin.
I
OUT_C Fault
This bit is set if a fault is detected on the I
OUT_C pin.
I
OUT_B Fault
This bit is set if a fault is detected on the I
OUT_B pin.
I
OUT_A Fault
This bit is set if a fault is detected on the I
OUT_A pin.
相關(guān)PDF資料
PDF描述
AD5044BRUZ IC DAC QUAD 14BIT SPI 16TSSOP
MS3454W24-22S CONN RCPT 4POS JAM NUT W/SCKT
ADV7125JSTZ330 IC DAC VIDEO 3CH 330MHZ 48LQFP
VE-21N-MY-F2 CONVERTER MOD DC/DC 18.5V 50W
LTC2625IGN#PBF IC DAC 12BIT R-R OCT 16SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5735ACPZ-REEL7 功能描述:IC DAC QUAD VOLT CUR 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應(yīng)商設(shè)備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD5737 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad Channel, 16-Bit, Serial Input, 4-20mA Output DAC, Dynamic Power Control, HART Connectivity
AD5737_12 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad-Channel, 12-Bit, Serial Input, 4 mA to 20 mA Output
AD5737ACPZ 功能描述:IC DAC QUAD 12BIT CUR 64-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND
AD5737ACPZ-RL7 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad-Channel, 12-Bit, Serial Input, 4 mA to 20 mA Output