- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373889 > AD6426 (Analog Devices, Inc.) Enhanced GSM Processor PDF資料下載
參數(shù)資料
| 型號： | AD6426 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Enhanced GSM Processor |
| 中文描述： | 增強型手機處理器 |
| 文件頁數(shù)： | 30/50頁 |
| 文件大?。?/td> | 506K |
| 代理商： | AD6426 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
Preliminary Technical Information
AD6426
This Information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no
obligation regarding future manufacture unless otherwise agreed to in writing. No responsibility is assumed by Analog Devices for its use; nor for any
infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent
rights of Analog Devices.
Revision Preliminary 2.3 (June 9, ′98)
- 30 -
Confidential Information
Pin Name in
Normal Mode (A)
GPO10
GPCS
FLASHPWD
DISPLAYCS
GPIO0
GPIO1
Pin Function in
Emulation Mode (D)
WAIT
-
Forced High
DISPLAYCS
Reserved
Forced High/
BANDSELECT1
Forced High/
BANDSELECT0
Forced High/DISPA0
Forced High/DISPCLK
Forced High/BATID
Reserved
Reserved
O
TRI
O
I/O
O
O
GPIO2
O
GPIO3
GPIO4
GPIO5
GPIO6
GPIO7
O
O
O
O
TRI
FLASHPWD can also be used as WAIT input, in which case it
is routed through and gated with the LCDWAIT to be output
on the WAIT output pin GPO10/ADD20. If the on-chip LCD
controller is not used in emulation, then ADD20 pin can be
used as ccGPO(10).
FEATURE MODES
Two additional features can be enabled under software
control.
These are; DAI Mode (Digital Audio Interface) and HSL
Mode (High Speed Logging) used to monitor the operation of
the on-chip DSP.
DAI Mode
This mode is selected during type approval, when Digital
Audio Interface is required. To enable this feature, the
JTAGEN pin must be de-asserted, upon which the JTAG pins
TMS, TDI and TDO are re-assigned as shown in Table 25.
The default feature mode thus enabled is DAI. In addition, the
voiceband serial port signals are made available through the
USC to facilitate testing of the speech transcoder as well as
the phone’s acoustic properties. The DAI box interface product
is available upon request from Analog Devices.
Table 25. DAI Mode
AD6426 Pin
Function in DAI Mode
I/O
VSCLK
VSFS
VSDO
VSDI
TMS
TDI
TDO
MSCLK
MSFS
MSRXD
MSTXD
DAIRESET
DAI1
DAI0
I
I
O
I
O
O
I
High Speed Logging
This mode is selected for monitoring the operation of the
internal DSP during the development and field test phase.
When the JTAGEN pin is de-asserted and the
HSLEnable
flag
in the TESTADDRESS CC Control Register 33 is set, a high
speed logging port is mapped on the JTAG- and EEPROM
pins as shown in Table 26. The internal DSP must then be
instructed via Layer 1 to output logging messages onto the
HSL pins.
Table 26. HSL Mode
AD6426 Pin
Function in HSL Mode
TCK
TMS
TDO
TDI
EEPROMCLK
EERPROMEN
HSLDO0
HSLDO1
HSLDO2
HSLDO3
HSLCLK
HSLFS
O
O
O
O
O
O
The High Speed Logging port (HSL) is an unidirectional port
which supplies nibble-wide synchronous data from the internal
DSP to an external data logger. The data logger will be
connected to a PC which will be responsible for presenting the
data to the user. The PC is able to configure the HSL via
either one of the serial interfaces.
The HSL is enabled as follows:
The JTAGEN pin is set to 0
The H8 enables the HSL logic by setting the
HSLEnable
flag
On a command issued through the Data Interface, the H8
configures the DSP software to enable HSL
The
HSLEnable
flag is used to deselect DAIRESET in favor of
the HSL onto the JTAG pins, and enable the HSL onto
EEPROMCLK and EEPROMEN.
The DSP sends data over the port by writing to address 0x000
in the Data Memory map. The writes are full 16-bit writes,
and can occur at a maximum rate of one write per five 39 MHz
clock cycles. Five cycles allow time for the HSL circuit to
serialize the 16 bits of data onto the 4-bit data bus with one
cycle to spare. HSLFS is used to frame the valid data nibbles.
Note that HSCLK is free-running , and that HSLFS and
HSLDO3-0 are synchronized to the rising edge of HSCLK.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD6426XB | DIODE, RECTIFIER, DO-201AD, AXIAL LEAD, STANDARD RECOVERY, 400 V, 3 A |
| AD6426XST | 1N5817 DIODE SCHOTTKY 20V 1A DO-41 |
| AD642J | Precision, Low Cost Dual BiFET Op Amp |
| AD642K | SCHOTTKY DIODE DO-204AL 40V 1A |
| AD642L | Precision, Low Cost Dual BiFET Op Amp |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD6426XB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Enhanced GSM Processor |
| AD6426XST | 制造商:AD 制造商全稱:Analog Devices 功能描述:Enhanced GSM Processor |
| AD642J | 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision, Low Cost Dual BiFET Op Amp |
| AD642JH | 制造商:Rochester Electronics LLC 功能描述:PRECISION DUAL OP AMP IC - Bulk |
| AD642K | 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision, Low Cost Dual BiFET Op Amp |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。