- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10075 > AD677KRZ-REEL (Analog Devices Inc)IC ADC 16BIT 100KSPS 28-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD677KRZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 3/16頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT 100KSPS 28-SOIC |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 100k |
| 數(shù)據(jù)接口： | DSP，串行 |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 480mW |
| 電壓電源： | 模擬和數(shù)字，雙 ± |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 28-SOIC W |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個(gè)單端，雙極 |
| 配用： | AD677-EB-ND - BOARD EVAL SAMPLING ADC AD677 |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
AD677
REV. A
–11–
made for selecting one with low noise. A capacitor connected
between REF IN and AGND will reduce the demands on the
reference by decreasing the magnitude of high frequency com-
ponents required to be sourced by the reference.
Figures 6 and 7 represent typical design approaches.
VIN
10F
AGND
CN
1.0F
+12V
AD586
AD677
6
2
4
8
VREF
0.1F
Figure 6.
Figure 6 shows a voltage reference circuit featuring the 5 V out-
put AD586. The AD586 is a low cost reference which utilizes a
buried Zener architecture to provide low noise and drift. Over
the 0
°C to +70°C range, the AD586M grade exhibits less than
1.0 mV output change from its initial value at +25
°C. A noise
reduction capacitor, CN, reduces the broadband noise of the
AD586 output, thereby optimizing the overall performance of
the AD677. It is recommended that a 10
F to 47 F high qual-
ity tantalum capacitor and a 0.1
F capacitor be tied between
the VREF input of the AD677 and ground to minimize the im-
pedance on the reference.
Using the AD677 with
±10 V input range (V
REF = 10 V) typi-
cally requires
±15 V supplies to drive op amps and the voltage
reference. If
±12 V is not available in the system, regulators
such as 78L12 and 79L12 can be used to provide power for the
AD677. This is also the recommended approach (for any input
range) when the ADC system is subjected to harsh environ-
ments such as where the power supplies are noisy and where
voltage spikes are present. Figure 7 shows an example of such a
system based upon the 10 V AD587 reference, which provides a
300
V LSB. Circuitry for additional protection against power
supply disturbances has been shown. A 100
F capacitor at each
+15V
+5V
–15V
100F
AD677
10F
0.1F
78L12
79L12
0.01F
VIN
VREF
VDD
VCC
VEE
VIN
VO
NR
GND
VIN
10F
0.1F
1F
AD587
10F
4
2
6
8
0.1F
10
10
10
10
Figure 7.
regulator prevents very large voltage spikes from entering the
regulators. Any power line noise which the regulators cannot
eliminate will be further filtered by an RC filter (10
/10 F)
having a –3 dB point at 1.6 kHz. For best results the regulators
should be within a few centimeters of the AD677.
ANALOG INPUT
As previously discussed, the analog input voltage range for the
AD677 is
±V
REF. For purposes of ground drop and common
mode rejection, the VIN and VREF inputs each have their own
ground. VREF is referred to the local analog system ground
(AGND), and VIN is referred to the analog ground sense pin
(AGND SENSE) which allows a remote ground sense for the
input signal.
The AD677 analog inputs (VIN, VREF and AGND SENSE) ex-
hibit dynamic characteristics. When a conversion cycle begins,
each analog input is connected to an internal, discharged 50 pF
capacitor which then charges to the voltage present at the corre-
sponding pin. The capacitor is disconnected when SAMPLE is
taken LOW, and the stored charge is used in the subsequent
conversion. In order to limit the demands placed on the external
source by this high initial charging current, an internal buffer
amplifier is employed between the input and this capacitance for
a few hundred nanoseconds. During this time the input pin ex-
hibits typically 20 k
input resistance, 10 pF input capacitance
and
±40 A bias current. Next, the input is switched directly to
the now precharged capacitor and allowed to fully settle. During
this time the input sees only a 50 pF capacitor. Once the sample
is taken, the input is internally floated so that the external input
source sees a very high input resistance and a parasitic input
capacitance of typically only 2 pF. As a result, the only domi-
nant input characteristic which must be considered is the high
current steps which occur when the internal buffers are switched
in and out.
In most cases, these characteristics require the use of an external
op amp to drive the input of the AD677. Care should be taken
with op amp selection; even with modest loading conditions,
most available op amps do not meet the low distortion require-
ments necessary to match the performance capabilities of the
AD677. Figure 8 represents a circuit, based upon the AD845,
which will provide excellent overall performance.
For applications optimized more for low distortion and low
noise, the AD845 of Figure 8 may be replaced by the AD743.
+12V
–12V
AD845
0.1F
AGND
SENSE
±5V
INPUT
AD677
3
7
6
VIN
4
2
1k
1k
499
Figure 8.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD977ABRSZRL | IC ADC 16BIT 200KSPS 28SSOP |
| VE-2NY-IU-F1 | CONVERTER MOD DC/DC 3.3V 132W |
| LTC2221CUP#TRPBF | IC ADC 12-BIT 135MSPS 64-QFN |
| VI-263-MX-S | CONVERTER MOD DC/DC 24V 75W |
| VE-2NX-IX-B1 | CONVERTER MOD DC/DC 5.2V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD677TD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCIRCUIT, DIGITAL-LINEAR, FAST, SERIAL, 16-BIT, A/D CONVERTER, MULTICHIP SILICON |
| AD677TD/883B | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC IC 16-BIT Serial 100 kSPS SAMPLING RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體: |
| AD677TD883B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCIRCUIT, DIGITAL-LINEAR, FAST, SERIAL, 16-BIT, A/D CONVERTER, MULTICHIP SILICON |
| AD678 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit 200 kSPS Complete Sampling ADC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。