- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10075 > AD677KRZ-REEL (Analog Devices Inc)IC ADC 16BIT 100KSPS 28-SOIC PDF資料下載
參數(shù)資料
| 型號： | AD677KRZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 5/16頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 16BIT 100KSPS 28-SOIC |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 100k |
| 數(shù)據(jù)接口： | DSP，串行 |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 480mW |
| 電壓電源： | 模擬和數(shù)字，雙 ± |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 28-SOIC W |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個單端，雙極 |
| 配用： | AD677-EB-ND - BOARD EVAL SAMPLING ADC AD677 |
AD677
REV. A
–13–
The standard deviation of this distribution is approximately
0.5 LSBs. If less uncertainty is desired, averaging multiple con-
versions will narrow this distribution by the inverse of the square
root of the number of samples; i.e., the average of 4 conversions
would have a standard deviation of 0.25 LSBs.
DSP INTERFACE
Figure 10 illustrates the use of the Analog Devices ADSP-2101
digital signal processor with the AD677. The ADSP-2101 FO
(flag out) pin of Serial Port 1 (SPORT 1) is connected to the
SAMPLE line and is used to control acquisition of data. The
ADSP-2101 timer is used to provide precise timing of the FO
pin.
ADSP-2101
FO
AD677
SAMPLE
SERIAL
PORT 0
CLK
BUSY
SCLK0
DR0
RFS0
DT0
TFS0
SDATA
Figure 10. ADSP-2101 Interface
The SCLK pin of the ADSP-2101 SPORT0 provides the CLK
input for the AD677. The clock should be programmed to be
approximately 2 MHz to comply with AD677 specifications. To
minimize digital feedthrough, the clock should be disabled (by
setting Bit 14 in SPORT0 control register to 0) during data ac-
quisition. Since the clock floats when disabled, a pulldown resis-
tor of 12 k
–15 k should be connected to SCLK to ensure it
will be LOW at the falling edge of SAMPLE. To maximize the
conversion rate, the serial clock should be enabled immediately
after SAMPLE is brought LOW (hold mode).
The AD677 BUSY signal is connected to RF0 to notify
SPORT0 when a new data word is coming. SPORT0 should be
configured in normal, external, noninverting framing mode and
can be programmed to generate an interrupt after the last data
bit is received. To maximize the conversion rate, SAMPLE
should be brought HIGH immediately after the last data bit is
received.
102
9.5
86
82
2.5
90
94
98
8.5
4.5
3.5
V
REF – Volts
dB
106
5.5
6.5
7.5
THD
S/(N+D)
10.0
Figure 11. S/(N+D) and THD vs. VREF, fS = 100 kHz (Calibra-
tion is not guaranteed below +5 VREF)
INPUT LEVEL – dB
105
10
0
40
20
–70
30
–80
70
50
60
80
90
100
–10
–20
–30
–40
–50
–60
THD
S/(N+D)
dB
Figure 12. S/(N+D) and THD vs. Input Amplitude,
fS = 100 kHz
0
–20
–40
–60
–80
–100
–120
–140
0
51015
20
25
30
35
40
45
50
FREQUENCY – kHz
AMPLITUDE
–
dB
Figure 13. 4096 Point FFT at 100 kSPS, fIN = 1 kHz,
VREF = 5 V
0
–20
–40
–60
–80
–100
–120
–140
0
5
10
15
20
25
30
35
40
45
48
FREQUENCY – kHz
AMPLITUDE
–
dB
Figure 14. 4096 Point FFT at 100 kSPS, fIN = 1 kHz,
VREF = 10 V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD977ABRSZRL | IC ADC 16BIT 200KSPS 28SSOP |
| VE-2NY-IU-F1 | CONVERTER MOD DC/DC 3.3V 132W |
| LTC2221CUP#TRPBF | IC ADC 12-BIT 135MSPS 64-QFN |
| VI-263-MX-S | CONVERTER MOD DC/DC 24V 75W |
| VE-2NX-IX-B1 | CONVERTER MOD DC/DC 5.2V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD677TD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCIRCUIT, DIGITAL-LINEAR, FAST, SERIAL, 16-BIT, A/D CONVERTER, MULTICHIP SILICON |
| AD677TD/883B | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC IC 16-BIT Serial 100 kSPS SAMPLING RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體: |
| AD677TD883B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCIRCUIT, DIGITAL-LINEAR, FAST, SERIAL, 16-BIT, A/D CONVERTER, MULTICHIP SILICON |
| AD678 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit 200 kSPS Complete Sampling ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。