參數(shù)資料
型號: AD7147AACBZ-RL
廠商: Analog Devices Inc
文件頁數(shù): 24/69頁
文件大小: 0K
描述: IC CDC 13CH SPI W/RAM 25WLCSP
產(chǎn)品變化通告: 8mm Carrier Tape Changes 28/Feb/2012
標準包裝: 10,000
系列: CapTouch™
類型: 電容數(shù)字轉(zhuǎn)換器
分辨率(位): 16 b
采樣率(每秒): 250k
數(shù)據(jù)接口: 串行,SPI?
電壓電源: 單電源
電源電壓: 2.6 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 25-UFBGA,WLCSP
供應(yīng)商設(shè)備封裝: 25-WLCSP
包裝: 帶卷 (TR)
AD7147A
Rev. B | Page 29 of 68
GPIO INT OUTPUT CONTROL
The INT output signal can be controlled by the GPIO pin when
the GPIO is configured as an input. The GPIO is configured as
an input by setting the GPIO_SETUP bits in the interrupt enable
register to 01. See the
section for more information on how to configure the GPIO.
Enable the GPIO interrupt by setting the GPIO_INT_ENABLE
bit in Register 0x007 to 1, or disable the GPIO interrupt by
clearing this bit to 0. The GPIO status bit in the conversion-
complete interrupt status register reflects the status of the GPIO
interrupt. This bit is set to 1 when the GPIO has triggered INT.
The bit is cleared upon reading the GPIO_INT_STATUS bit if the
condition that caused the interrupt is no longer present.
The GPIO interrupt can be set to trigger on a rising edge, falling
edge, high level, or low level at the GPIO input pin. Table 16 shows
how the settings of the GPIO_INPUT_CONFIG bits in the inter-
rupt enable (STAGE_LOW_INT_ENABLE) register affect the
behavior of INT.
Figure 42 to Figure 45 show how the interrupt output is cleared
upon a read from the GPIO_INT_STATUS bit.
Table 16. GPIO Interrupt Behavior
GPIO_INPUT_CONFIG
GPIO Pin
GPIO_INT_STATUS
INT
INT Behavior
00 = Negative Level Triggered
1
0
1
Not triggered
00 = Negative Level Triggered
0
1
0
Asserted while signal on GPIO pin is low
01 = Positive Edge Triggered
1
0
Pulses low at low-to-high GPIO transition
01 = Positive Edge Triggered
0
1
Not triggered
10 = Negative Edge Triggered
1
0
1
Pulses low at high-to-low GPIO transition
10 = Negative Edge Triggered
0
1
0
Not triggered
11 = Positive Level Triggered
1
0
Asserted while signal on GPIO pin is high
11 = Positive Level Triggered
0
1
Not triggered
相關(guān)PDF資料
PDF描述
IDTQS3VH16244PAG8 IC BUS SWITCH 16BIT 48-TSSOP
MS27473P14A37SA CONN PLUG 37POS STRAIGHT W/SCKT
VI-B6V-IU CONVERTER MOD DC/DC 5.8V 200W
IDTQS3VH16211PAG8 IC BUS SWITCH 24BIT 56-TSSOP
VI-B6M-IU CONVERTER MOD DC/DC 10V 200W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7147ACPZ-1500RL7 功能描述:IC CAP-TO-DGTL CONV PROG 24LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:CapTouch™ 產(chǎn)品培訓(xùn)模塊:Data Converter Basics 標準包裝:1 系列:- 類型:電機控制 分辨率(位):12 b 采樣率(每秒):1M 數(shù)據(jù)接口:串行,并聯(lián) 電壓電源:單電源 電源電壓:2.7 V ~ 3.6 V,4.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:100-TQFP 供應(yīng)商設(shè)備封裝:100-TQFP(14x14) 包裝:剪切帶 (CT) 其它名稱:296-18373-1
AD7147ACPZ-1500RL7 制造商:Analog Devices 功能描述:IC CDC 16BIT 111SPS LFCSP-24
AD7147ACPZ-1REEL 功能描述:IC CAP-TO-DGTL CONV PROG 24LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:CapTouch™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數(shù)據(jù)接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP(6x6) 包裝:托盤
AD7147ACPZ-500RL7 功能描述:IC CAP-TO-DGTL CONV PROG 24LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:CapTouch™ 產(chǎn)品培訓(xùn)模塊:Data Converter Basics 標準包裝:1 系列:- 類型:電機控制 分辨率(位):12 b 采樣率(每秒):1M 數(shù)據(jù)接口:串行,并聯(lián) 電壓電源:單電源 電源電壓:2.7 V ~ 3.6 V,4.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:100-TQFP 供應(yīng)商設(shè)備封裝:100-TQFP(14x14) 包裝:剪切帶 (CT) 其它名稱:296-18373-1
AD7147ACPZ-REEL 功能描述:IC CAP-TO-DGTL CONV PROG 24LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:CapTouch™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數(shù)據(jù)接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP(6x6) 包裝:托盤