- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8965 > AD7226KRZ (Analog Devices Inc)IC DAC 8BIT LC2MOS QUAD 20-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7226KRZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 12/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 8BIT LC2MOS QUAD 20-SOIC |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 37 |
| 設(shè)置時(shí)間： | 4µs |
| 位數(shù)： | 8 |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 4 |
| 電壓電源： | 雙 ± |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-SOIC W |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 4 電壓，單極；4 電壓，雙極 |
| 采樣率（每秒）： | 143k |
| 產(chǎn)品目錄頁面： | 784 (CN2011-ZH PDF) |
REV.
AD7226
–5–
CIRCUIT INFORMATION
D/A SECTION
The AD7226 contains four identical, 8-bit, voltage mode digital-to-
analog converters. The output voltages from the converters have the
same polarity as the reference voltage allowing single supply opera-
tion. A novel DAC switch pair arrangement on the AD7226 allows a
reference voltage range from 2 V to 12.5 V.
Each DAC consists of a highly stable, thin-film, R-2R ladder
and eight high speed NMOS, single-pole, double-throw
switches. The simplified circuit diagram for one channel is
shown in Figure 1. Note that VREF (Pin 4) and AGND (Pin 5)
are common to all four DACs.
RR
R
2R
DB0
DB5
DB6
DB7
VREF
AGND
SHOWN FOR ALL 1s ON DAC
VOUT
Figure 1. D/A Simplified Circuit Diagram
The input impedance at the VREF pin of the AD7226 is the
parallel combination of the four individual DAC reference input
impedances. It is code dependent and can vary from 2 k
W to
infinity. The lowest input impedance (i.e., 2
KW) occurs when
all four DACs are loaded with the digital code 01010101.
Therefore, it is important that the reference presents a low
output impedance under changing load conditions. The nodal
capacitance at the reference terminals is also code dependent
and typically varies from 100 pF to 250 pF.
Each VOUT pin can be considered as a digitally programmable
voltage source with an output voltage of:
VD V
OUTX
X
REF
=
(1)
where DX is fractional representation of the digital input code
and can vary from 0 to 255/256.
The source impedance is the output resistance of the buffer
amplifier.
OP AMP SECTION
Each voltage-mode D/A converter output is buffered by a unity
gain, noninverting CMOS amplifier. This buffer amplifier is
capable of developing 10 V across a 2 k
W load and can drive
capacitive loads of 3300 pF. The output stage of this amplifier
consists of a bipolar transistor from the VDD line and a current
load to the VSS, the negative supply for the output amplifiers.
This output stage is shown in Figure 2.
The NPN transistor supplies the required output current drive
(up to 5 mA). The current load consists of NMOS transistors
which normally act as a constant current sink of 400
mA to VSS,
giving each output a current sink capability of approximately
400
mA if required.
The AD7226 can be operated single or dual supply resulting
in different performance in some parameters from the output
amplifiers.
In single supply operation (VSS = 0 V = AGND), with the out-
put approaching AGND (i.e., digital code approaching all 0s)
VDD
VSS
I/P
O/P
400 A
Figure 2. Amplifier Output Stage
the current load ceases to act as a current sink and begins to act
as a resistive load of approximately 2 k
W to AGND. This occurs
as the NMOS transistors come out of saturation. This means
that, in single supply operation, the sink capability of the ampli-
fiers is reduced when the output voltage is at or near AGND. A
typical plot of the variation of current sink capability with out-
put voltage is shown in Figure 3.
VOUT (V)
500
010
2
I SINK
(
A)
468
400
300
200
100
0
VSS = –5V
VSS = 0
VDD = +15V
Figure 3. Variation of ISINK with VOUT
If the full sink capability is required with output voltages at or
near AGND (= 0 V), then VSS can be brought below 0 V by 5 V
and thereby maintain the 400
mA current sink as indicated in
Figure 3. Biasing VSS below 0 V also gives additional headroom
in the output amplifier which allows for better zero code error
performance on each output. Also improved is the slew rate and
negative-going settling time of the amplifiers (discussed later).
Each amplifier offset is laser trimmed during manufacture to
eliminate any requirement for offset nulling.
DIGITAL SECTION
The digital inputs of the AD7226 are both TTL and CMOS
(5 V) compatible from VDD = 11.4 V to 16.5 V. All logic inputs
are static protected MOS gates with typical input currents of
less than 1 nA. Internal input protection is achieved by an
on-chip distributed diode from DGND to each MOS gate. To
minimize power supply currents, it is recommended that the
digital input voltages be driven as close to the supply rails (VDD
and DGND) as practically possible.
4
o
f
1
4
D
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UTS6JC1210P | CONN PLUG CABLE 10X1.0 MALE |
| MS3451L32-13S | CONN RCPT 23POS CBL MNT W/SCKT |
| UTS6JC128S | CONN PLUG CABLE 8X1.6 FEMALE |
| VE-25H-MY-F1 | CONVERTER MOD DC/DC 52V 50W |
| VI-JTV-MZ-F1 | CONVERTER MOD DC/DC 5.8V 25W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7226KRZ | 制造商:Analog Devices 功能描述:IC, DAC, 8BIT, 143KSPS, SOIC-20 |
| AD7226KRZ-REEL | 功能描述:IC DAC 8BIT QUAD W/AMP 20SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD7226TD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Digital-to-Analog Converter |
| AD7226TE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Digital-to-Analog Converter |
| AD7226TE/883B | 制造商:Analog Devices 功能描述:DAC 4-CH R-2R 8BIT 20PIN LCC - Rail/Tube 制造商:Rochester Electronics LLC 功能描述:CMOS DAC IC - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。