- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10193 > AD7357YRUZ-500RL7 (Analog Devices Inc)IC ADC DUAL14BIT 4.2MSPS 16TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD7357YRUZ-500RL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 11/21頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC DUAL14BIT 4.2MSPS 16TSSOP |
| 設(shè)計資源： | DC-Coupled, Single-Ended-to-Differential Conversion Using AD8138 and AD7357 (CN0061) |
| 標(biāo)準(zhǔn)包裝： | 500 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 4.2M |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 59mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-TSSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 2 個差分，雙極 |
AD7357
Rev. B | Page 18 of 20
SERIAL INTERFACE
Figure 30 shows the detailed timing diagram for serial inter-
facing to the AD7357. The serial clock provides the conversion
clock and controls the transfer of information from the AD7357
during conversion. There is a single sample delay in the result
that is clocked out from the AD7357.
The CS signal initiates the data transfer and conversion process.
The falling edge of CS puts the track-and-hold into hold mode
at which point the analog input is sampled and the bus is taken
out of three-state. The conversion is also initiated at this point
and requires a minimum of 16 SCLKs to complete. When 16
SCLK falling edges have elapsed, the track-and-hold goes back
into track on the next SCLK rising edge, as shown in
at Point B. On the rising edge of
CS, the conversion is terminated
and SDATAA and SDATAB go back into three-state. If CS is not
brought high but is, instead, held low for an additional 16 SCLK
cycles on SDATA , the data from the conversion on ADC B
is output on SDATAA.
Likewise, if CS is held low for an additional 16 SCLK cycles on
SDATAA, the data from the conversion on ADC A is output
on SDATAB (see
). In this case, the SDATA line in use
goes back into three-state on the 32nd SCLK falling edge or the
rising edge of
CS, whichever occurs first.
A minimum of 16 serial clock cycles are required to perform
the conversion process and to access data from one conversion
on either data line of the AD7357. Note that the data that is
accessed on SDATAA and SDATAB is the result of the previous
conversion. CS going low provides the leading zero to be read
in by the microcontroller or DSP. The remaining data is then
clocked out by subsequent SCLK falling edges, beginning with
a second leading zero. Thus, the first falling clock edge on the
serial clock has the leading zero provided and also clocks out
the second leading zero. The 14-bit result then follows with the
final bit in the data transfer valid on the 16th falling edge, having
been clocked out on the previous (15th) falling edge. In applica-
tions with a slower SCLK, it may be possible to read in data on
each SCLK rising edge depending on the SCLK frequency. The
first rising edge of SCLK after the CS falling edge has the second
leading zero provided, and the 15th rising SCLK edge has DB0
provided.
A
CS
SCLK
1
5
15
16
SDATAA
SDATAB
2 LEADING ZEROS
THREE-
STATE
t4
2
34
t5
t3
tQUIET
t2
THREE-STATE
DB13
DB12
DB2
DB0
0
t6
t7
t8
0
DB1
DB11
DB10
t9
tACQUISITION
tCONVERT
B
07
75
7-
0
24
Figure 30. Serial Interface Timing Diagram
CS
SCLK
1
5
16
SDATAA
THREE-
STATE
t4
2
34
17
t5
t3
t2
THREE-
STATE
t6
t7
15
0
DB12B
DB1B
DB0B
18
32
31
DB13A
2 LEADING
ZEROS
DB12A DB11A
DB0A
DB13B
0
2 ZEROS
07
75
7-
0
25
Figure 31. Reading Data from Both ADCs on One SDATA Line with 32 SCLKs
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-2NF-IW-S | CONVERTER MOD DC/DC 72V 100W |
| VE-23L-MX-F4 | CONVERTER MOD DC/DC 28V 75W |
| MS3102R-18-11P | CONN RCPT 5POS BOX MNT W/PINS |
| VE-BNF-IV-S | CONVERTER MOD DC/DC 72V 150W |
| SA572DR2 | IC COMPANDOR 2CHAN GAIN 16-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7357YRUZ-RL | 功能描述:IC ADC DUAL14BIT 4.2MSPS 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD736 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Low Power, True RMS-to-DC Converter |
| AD736_12 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Low Power, True RMS-to-DC Converter |
| AD7366 | 制造商:AD 制造商全稱:Analog Devices 功能描述:True Bipolar Input, Dual 1 レs, 12-/14-Bit, 2-Channel SAR ADCs |
| AD7366_07 | 制造商:AD 制造商全稱:Analog Devices 功能描述:True Bipolar Input, Dual 1 レs, 12-/14-Bit, 2-Channel SAR ADCs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。