- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10193 > AD7357YRUZ-500RL7 (Analog Devices Inc)IC ADC DUAL14BIT 4.2MSPS 16TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD7357YRUZ-500RL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 8/21頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC DUAL14BIT 4.2MSPS 16TSSOP |
| 設計資源： | DC-Coupled, Single-Ended-to-Differential Conversion Using AD8138 and AD7357 (CN0061) |
| 標準包裝： | 500 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 4.2M |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉換器數(shù)目： | 2 |
| 功率耗散（最大）： | 59mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 16-TSSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 2 個差分，雙極 |
AD7357
Rev. B | Page 15 of 20
MODES OF OPERATION
The AD7357 mode of operation is selected by controlling the
logic state of the CS signal during a conversion. There are three
possible modes of operation: normal mode, partial power-down
mode, and full power-down mode. After a conversion has been
initiated, the point at which CS is pulled high determines which
power-down mode, if any, the device enters. Similarly, if already
in a power-down mode, CS can control whether the device
returns to normal operation or remains in a power-down mode.
These modes of operation are designed to provide flexible power
management options. These options can be chosen to optimize
the power dissipation/throughput rate ratio for the differing
application requirements.
NORMAL MODE
Normal mode is intended for applications needing the fastest
throughput rates. The user does not have to worry about any
power-up times because the AD7357 remains fully powered at
all times. Figure 24 shows the general diagram of the operation
of the AD7357 in this mode.
SCLK
LEADING ZEROS + CONVERSION RESULT
CS
1
10
14
07
75
7-
01
8
SDATAA
SDATAB
Figure 24. Normal Mode Operation
The conversion is initiated on the falling edge of CS, as described
in the
section. To ensure that the part remains
fully powered up at all times,
CS must remain low until at least
10 SCLK falling edges have elapsed after the falling edge of CS.
If CS is brought high any time after the 10th SCLK falling edge
but before the 16th SCLK falling edge, the part remains powered
up, but the conversion is terminated and SDATA and SDATAB
go back into three-state. 16 serial clock cycles are required to
complete the conversion and access the conversion result for
the AD7357. The SDATA lines do not return to three-state
after 16 SCLK cycles have elapsed, but instead do so when
A
CS
is brought high again. If CS is left low for another 2 SCLK
cycles, two trailing zeros are clocked out after the data. If CS
is left low for a further 16 SCLK cycles, the result for the other
ADC on board is also accessed on the same SDATA line as
shown in
(see the
section).
When 32 SCLK cycles have elapsed, the SDATA line returns to
three-state on the 32nd SCLK falling edge. If CS is brought high
prior to this, the SDATA line returns to three-state at that point.
Thus, CS may idle low after 32 SCLK cycles until it is brought
high again sometime prior to the next conversion, if so desired,
because the bus still returns to three-state upon completion of
the dual result read.
When a data transfer is complete and SDATAA and SDATAB
have returned to three-state, another conversion can be initiated
after the quiet time, tQUIET, has elapsed by bringing CS low again
(assuming the required acquisition time has been allowed).
PARTIAL POWER-DOWN MODE
This mode is intended for use in applications where slower
throughput rates are required. Either the ADC is powered
down between each conversion, or a series of conversions
can be performed at a high throughput rate and the ADC is
then powered down for a relatively long duration between
these bursts of several conversions. When the AD7357 is in
partial power-down, all analog circuitry is powered down
except for the on-chip reference and reference buffers.
To enter partial power-down mode, the conversion process
must be interrupted by bringing CS high anywhere after the
second falling edge of SCLK and before the 10th falling edge of
SCLK, as shown in
. When
CS is brought high in this
window of SCLKs, the part enters partial power-down mode,
the conversion that was initiated by the falling edge of CS is
terminated, and SDATA and SDATAB go back into three-state. If
A
CS is brought high before the second SCLK falling edge, the
part remains in normal mode and does not power down. This
avoids accidental power-down due to glitches on the CS line.
SCLK
THREE-STATE
CS
SDATAA
SDATAB
11
10
4
2
0
775
7-
0
19
Figure 25. Entering Partial Power-Down Mode
To exit this mode of operation and to power up the AD7357
again, perform a dummy conversion. On the falling of CS, the
device begins to power up and continues to power up as long
as CS is held low until after the falling edge of the 10th SCLK.
The device is fully powered up after approximately 200 ns
elapses (or one full conversion), and valid data results from the
next conversion, as shown in
. If
CS is brought high
before the second falling edge of SCLK, the AD7357 again goes
into partial power-down mode. This avoids accidental power-
up due to glitches on the CS line. Although the device may
begin to power up on the falling edge of CS, it powers down
again on the rising edge of CS. If the AD7357 is already in
partial power-down mode and CS is brought high between
the second and 10th falling edges of SCLK, the device enters
full power-down mode.
相關PDF資料 |
PDF描述 |
|---|---|
| VE-2NF-IW-S | CONVERTER MOD DC/DC 72V 100W |
| VE-23L-MX-F4 | CONVERTER MOD DC/DC 28V 75W |
| MS3102R-18-11P | CONN RCPT 5POS BOX MNT W/PINS |
| VE-BNF-IV-S | CONVERTER MOD DC/DC 72V 150W |
| SA572DR2 | IC COMPANDOR 2CHAN GAIN 16-SOIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7357YRUZ-RL | 功能描述:IC ADC DUAL14BIT 4.2MSPS 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD736 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Low Power, True RMS-to-DC Converter |
| AD736_12 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Low Power, True RMS-to-DC Converter |
| AD7366 | 制造商:AD 制造商全稱:Analog Devices 功能描述:True Bipolar Input, Dual 1 レs, 12-/14-Bit, 2-Channel SAR ADCs |
| AD7366_07 | 制造商:AD 制造商全稱:Analog Devices 功能描述:True Bipolar Input, Dual 1 レs, 12-/14-Bit, 2-Channel SAR ADCs |
發(fā)布緊急采購，3分鐘左右您將得到回復。