- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10279 > AD7495BRZ-REEL7 (Analog Devices Inc)IC ADC 12BIT SRL LP W/REF 8-SOIC PDF資料下載
參數(shù)資料
| 型號： | AD7495BRZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/25頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT SRL LP W/REF 8-SOIC |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 1M |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 10.5mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SOIC |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個單端，單極 |
AD7475/AD7495
Rev. B | Page 22 of 24
The timer registers are loaded with a value that provides an
interrupt at the required sample interval. When an interrupt is
received, a value is transmitted with TFS/DT (ADC control
word). The TFS is used to control the RFS, and therefore, the
reading of data. The frequency of the serial clock is set in the
SCLKDIV register. When the instruction to transmit with TFS
is given, (that is, AX0 = TX0), the state of the SCLK is checked.
The DSP waits until the SCLK has gone high, low, and high
before transmission starts. If the timer and SCLK values are
chosen such that the instruction to transmit occurs on or near
the rising edge of SCLK, the data can be transmitted or it can
wait until the next clock edge.
For example, the ADSP-2111 has a master clock frequency of
16 MHz. If the SCLKDIV register is loaded with the value 3, an
SCLK of 2 MHz is obtained, and eight master clock periods
elapse for every one SCLK period. If the timer registers are
loaded with the value 803, 100.5 SCLKs occur between
interrupts and subsequently between transmit instructions.
This situation results in nonequidistant sampling because the
transmit instruction is occurring on a SCLK edge. If the
number of SCLKs between interrupts is a whole integer figure
of N, equidistant sampling is implemented by the DSP.
AD7475/AD7495 TO DSP56XXX
The connection diagram in Figure 30 shows how the AD7475/
AD7495 can be connected to the synchronous serial interface
(SSI) of the DSP56xxx family of devices from Motorola. The SSI
is operated in synchronous mode (SYN bit in CRB = 1) with
internally generated 1-bit clock period frame sync for both Tx
and Rx (Bits FSL1 = 1 and FSL0 = 0 in CRB). Set the word
length to 16 by setting Bits WL1 = 1 and WL0 = 0 in CRA. To
implement the power-down modes on the AD7475/AD7495,
the word length can be changed to 8 bits by setting Bit WL1 = 0
and Bit WL0 = 0 in CRA. For signal processing applications, it
is imperative that the frame synchronization signal from the
DSP56xxx provide equidistant sampling. The VDRIVE pin of the
AD7475/AD7495 takes the same supply voltage as that of the
DSP56xxx. This allows the ADC to operate at a voltage higher
than the serial interface, that is, DSP56xxx, if necessary.
AD7475/AD7495*
SCLK
*ADDITIONAL PINS OMITTED FOR CLARITY
SCLK
SC2
SDATA
VDRIVE
VDD
DSP56xxx*
SRD
01684-
B-
031
CS
Figure 30. Interfacing to the DSP56xxx
AD7475/AD7495 TO MC68HC16
The serial peripheral interface (SPI) on the MC68HC16 is
configured for master mode (MSTR) = 1, clock polarity bit
(CPOL) = 1, and the clock phase bit (CPHA) = 0. The SPI is
configured by writing to the SPI control register (SPCR), as
described in the 68HC16 User Manual. The serial transfer takes
place as a 16-bit operation when the size bit in the SPCR
register is set to size = 1. To implement the power-down modes
with an 8-bit transfer, set size = 0. (A connection diagram is
takes the same supply voltage as that of the MC68HC16. This
allows the ADC to operate at a higher voltage than the serial
interface, that is, the MC68HC16, if necessary.
AD7475/AD7495*
SCLK
*ADDITIONAL PINS OMITTED FOR CLARITY
MISO/PMC0
SS/PMC3
SDATA
VDRIVE
VDD
MC68HC16*
SCLK/PCM2
01684-
B-
032
CS
Figure 31. Interfacing to the MC68HC16
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SL404MX | CONN PLUG 4POS MALE W/COUPLING |
| VI-B6H-IX-B1 | CONVERTER MOD DC/DC 52V 75W |
| AD7495BRZ-REEL | IC ADC 12BIT SRL LP W/REF 8-SOIC |
| MS27473E10B99SB | CONN PLUG 7POS STRAIGHT W/SCKT |
| LTC2355IMSE-12#TRPBF | IC ADC 12BIT 3.5MSPS 10-MSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7495BRZ-REEL73 | 制造商:AD 制造商全稱:Analog Devices 功能描述:1MSPS,12-Bit ADCs |
| AD7495CB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Evaluation Board for 1MSPS, 12-Bit ADC |
| AD75004 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad 12-Bit D/A Converter |
| AD75004KN | 制造商:Analog Devices 功能描述:DAC 4-CH Current Steering 12-bit 24-Pin PDIP Tube |
| AD75004KNZ | 功能描述:IC DAC 12BIT QUAD W/BUFF 24DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。