- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10089 > AD7641BCPZRL (Analog Devices Inc)IC ADC 18BIT 2MSPS SAR 48-LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD7641BCPZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 7/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 18BIT 2MSPS SAR 48-LFCSP |
| 產(chǎn)品培訓(xùn)模塊： | ADC Applications ADC Architectures ADC DC/AC Performance |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 位數(shù)： | 18 |
| 采樣率（每秒）： | 2M |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 92mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 48-LFCSP-VQ（7x7） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個(gè)差分，雙極 |
| 配用： | EVAL-AD7641CBZ-ND - BOARD EVALUATION FOR AD7641 |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD7641
Rev. 0 | Page 15 of 28
APPPLICATIONS INFORMATION
SW+
COMP
SW–
IN+
REF
REFGND
LSB
MSB
131,072C
65,536C
4C
2C
C
CONTROL
LOGIC
SWITCHES
CONTROL
BUSY
OUTPUT
CODE
CNVST
IN–
4C
2C
C
LSB
MSB
AGND
131,072C 65,536C
04
761
-02
1
Figure 21. ADC Simplified Schematic
CIRCUIT INFORMATION
The AD7641 is a very fast, low power, single-supply, precise
18-bit ADC using successive approximation architecture. The
AD7641 features different modes to optimize performances
according to the applications. In warp mode, the AD7641 is
capable of converting 2,000,000 samples per second (2 MSPS).
The AD7641 provides the user with an on-chip track-and-hold,
successive approximation ADC that does not exhibit any
pipeline or latency, making it ideal for multiple multiplexed
channel applications.
The AD7641 can operate from a single 2.5 V supply and
interface to either 5 V, 3.3 V, or 2.5 V digital logic. It is housed
in a 48-lead LQFP package or a tiny 48-lead LFCSP package,
which combines space savings with flexibility and allows the
AD7641 to be configured as either a serial or a parallel
interface. The AD7641 is pin-to-pin-compatible and is a
CONVERTER OPERATION
The AD7641 is a successive approximation ADC based on a
charge redistribution DAC. Figure 21 shows the simplified
schematic of the ADC. The capacitive DAC consists of two
identical arrays of 16 binary weighted capacitors that are
connected to the two comparator inputs.
During the acquisition phase, terminals of the array tied to the
comparator’s input are connected to AGND via SW+ and SW.
All independent switches are connected to the analog inputs.
Therefore, the capacitor arrays are used as sampling capacitors
and acquire the analog signal on the IN+ and IN inputs. A
conversion phase is initiated once the acquisition phase is complete
and the CNVST input goes low. When the conversion phase
begins, SW+ and SW are opened first. The two capacitor
arrays are then disconnected from the inputs and connected to
the REFGND input. Therefore, the differential voltage between
the inputs (IN+ and IN) captured at the end of the acquisition
phase is applied to the comparator inputs, causing the
comparator to become unbalanced. By switching each element
of the capacitor array between REFGND and REF, the comparator
input varies by binary weighted voltage steps (VREF/2, VREF/4
throughVREF/131072). The control logic toggles these switches,
starting with the MSB first, to bring the comparator back into a
balanced condition. After the completion of this process, the
control logic generates the ADC output code and brings BUSY
output low.
MODES OF OPERATION
The AD7641 features three modes of operations: wideband
warp, warp, and normal. Each of these modes is more suitable
for specific applications.
The wideband warp (WARP = high, NORMAL = high) and
warp (WARP = high, NORMAL = low) modes allow the fastest
conversion rate of up to 2 MSPS. However, in these modes, the
full specified accuracy is guaranteed only when the time between
conversions does not exceed 1 ms. If the time between two
consecutive conversions is longer than 1 ms (for instance after
power-up), the first conversion result should be ignored. These
modes make the AD7641 ideal for applications where both high
accuracy and fast sample rates are required. Wideband warp
mode offers slightly improved linearity and THD over warp mode.
Normal mode (NORMAL = low, WARP = low) is the fastest
mode (1.5 MSPS) without any limitation on time between
conversions. This mode makes the AD7641 ideal for
asynchronous applications, such as data acquisition systems,
where both high accuracy and fast sample rates are required.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| D38999/26WD18PC | CONN PLUG 18POS STRAIGHT W/PINS |
| IDT72241L25J | IC FIFO 2048X18 SYNC 25NS 32PLCC |
| MS3100F14S-6S | CONN RCPT 6POS WALL MNT W/SCKT |
| IDT72221L15J | IC FIFO SYNC 1KX9 15NS 32PLCC |
| MS27473T20A35PA | CONN PLUG 79POS STRAIGHT W/PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7641BSTZ | 功能描述:IC ADC 18BIT 2MSPS SAR 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個(gè)單端，單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| AD7641BSTZRL | 功能描述:IC ADC 18BIT 2MSPS SAR 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD7641XST | 制造商:Analog Devices 功能描述: |
| AD7641XST-U3 | 制造商:Analog Devices 功能描述: |
| AD7643 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 1 MSPS, Differential, Programmable Input PulSAR ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。