參數(shù)資料
型號: AD7641BCPZRL
廠商: Analog Devices Inc
文件頁數(shù): 9/28頁
文件大?。?/td> 0K
描述: IC ADC 18BIT 2MSPS SAR 48-LFCSP
產(chǎn)品培訓模塊: ADC Applications
ADC Architectures
ADC DC/AC Performance
標準包裝: 2,500
位數(shù): 18
采樣率(每秒): 2M
數(shù)據(jù)接口: 串行,并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 92mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-VFQFN 裸露焊盤,CSP
供應商設備封裝: 48-LFCSP-VQ(7x7)
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 1 個差分,雙極
配用: EVAL-AD7641CBZ-ND - BOARD EVALUATION FOR AD7641
AD7641
Rev. 0 | Page 17 of 28
TYPICAL CONNECTION DIAGRAM
Figure 23 shows a typical connection diagram for the AD7641.
Different circuitry shown in this diagram is optional and is
discussed in the following sections.
ANALOG INPUTS
Figure 24 shows an equivalent circuit of the input structure of
the AD7641.
The two diodes, D1 and D2, provide ESD protection for the
analog inputs IN+ and IN. Care must be taken to ensure that
the analog input signal never exceeds the supply rails by more
than 0.3 V, because this causes the diodes to become forward-
biased and start conducting current. These diodes can handle a
forward-biased current of 100 mA maximum. For instance,
these conditions could eventually occur when the input buffer’s
U1 or U2 supplies are different from AVDD. In such a case, an
input buffer with a short-circuit current limitation can be used
to protect the part.
0
47
61
-0
24
D1
RIN
CIN
D2
IN+ OR IN–
AGND
AVDD
CPIN
Figure 24. AD7641 Simplified Analog Input
The analog input of the AD7641 is a true differential structure.
By using this differential input, small signals common to both
inputs are rejected, as shown in Figure 25, representing the
typical CMRR over frequency with internal and external references.
65
45
1
10000
FREQUENCY (kHz)
CM
R
(
d
B)
0
476
1-
0
25
10
100
1000
60
55
50
INT REF
EXT REF
Figure 25. Analog Input CMRR vs. Frequency
During the acquisition phase for ac signals, the impedance of
the analog inputs, IN+ and IN, can be modeled as a parallel
combination of capacitor CPIN and the network formed by the
series connection of RIN and CIN. CPIN is primarily the pin
capacitance. RIN is typically 175 Ω and is a lumped component
comprised of some serial resistors and the on resistance of the
switches. CIN is typically 12 pF and is mainly the ADC sampling
capacitor. During the conversion phase, when the switches are
opened, the input impedance is limited to CPIN. RIN and CIN
make a 1-pole, low-pass filter that has a typical 3 dB cutoff
frequency of 50 MHz, thereby reducing an undesirable aliasing
effect and limiting the noise coming from the inputs.
Because the input impedance of the AD7641 is very high, the
AD7641 can be directly driven by a low impedance source
without gain error. To further improve the noise filtering achieved
by the AD7641 analog input circuit, an external 1-pole RC filter
between the amplifier’s outputs and the ADC analog inputs can
be used, as shown in Figure 23. However, large source impedances
significantly affect the ac performance, especially the total
harmonic distortion (THD). The maximum source impedance
depends on the amount of THD that can be tolerated. The THD
degrades as a function of the source impedance and the maximum
input frequency.
MULTIPLEXED INPUTS
When using the full 2 MSPS throughput in multiplexed
applications for a full-scale step, the RC filter, as shown in
Figure 23, does not settle in the required acquisition time, t8.
These values are chosen to optimize the best SNR perform-ance
of the AD7641. To use the full 2 MSPS throughput in
multiplexed applicaitons, the RC should be adjusted to satisfy t8
(which is ~ 8.5 × RC time constant). However, lowering R and C
increases the RC filter bandwidth and allows more noise into the
AD7641, which degrades SNR. To preserve the SNR performance
in these applications using the RC filter shown in Figure 23,
the AD7641 should be run with t8 > 350 ns; or approximately
1/(t7 + t8) ~ 1.35 MSPS in wideband and warp modes.
DRIVER AMPLIFIER CHOICE
Although the AD7641 is easy to drive, the driver amplifier
needs to meet the following requirements:
For multichannel, multiplexed applications, the driver
amplifier and the AD7641 analog input circuit must be
able to settle for a full-scale step of the capacitor array at an
18-bit level (0.0004%). In the amplifier’s data sheet, settling
at 0.1% to 0.01% is more commonly specified. This could
differ significantly from the settling time at a 18-bit level
and should be verified prior to driver selection. The
AD8021 op amp, which combines ultralow noise and high
gain bandwidth, meets this settling time requirement even
when used with gains up to 13.
相關PDF資料
PDF描述
D38999/26WD18PC CONN PLUG 18POS STRAIGHT W/PINS
IDT72241L25J IC FIFO 2048X18 SYNC 25NS 32PLCC
MS3100F14S-6S CONN RCPT 6POS WALL MNT W/SCKT
IDT72221L15J IC FIFO SYNC 1KX9 15NS 32PLCC
MS27473T20A35PA CONN PLUG 79POS STRAIGHT W/PINS
相關代理商/技術(shù)參數(shù)
參數(shù)描述
AD7641BSTZ 功能描述:IC ADC 18BIT 2MSPS SAR 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端,單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
AD7641BSTZRL 功能描述:IC ADC 18BIT 2MSPS SAR 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應商設備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端,雙極
AD7641XST 制造商:Analog Devices 功能描述:
AD7641XST-U3 制造商:Analog Devices 功能描述:
AD7643 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 1 MSPS, Differential, Programmable Input PulSAR ADC