- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10093 > AD7671ASTZRL (Analog Devices Inc)IC ADC 16BIT CMOS 1MSPS 48LQFP PDF資料下載
參數(shù)資料
| 型號： | AD7671ASTZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 22/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT CMOS 1MSPS 48LQFP |
| 標(biāo)準(zhǔn)包裝： | 2,000 |
| 系列： | PulSAR® |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 1M |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 125mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應(yīng)商設(shè)備封裝： | 48-LQFP（7x7） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 4 個單端，單極；4 個單端，雙極 |
| 配用： | EVAL-AD7671CBZ-ND - BOARD EVALUATION FOR AD7671 |
–7–
AD7671
PIN FUNCTION DESCRIPTION (continued)
Pin
No.
Mnemonic
Type
Description
21
D[8]
DO
When SER/
PAR is LOW, this output is used as Bit 8 of the Parallel Port Data Output Bus.
or SDOUT
When SER/
PAR is HIGH, this output, part of the Serial Port, is used as a serial data output
synchronized to SCLK. Conversion results are stored in an on-chip register. The AD7671 provides
the conversion result, MSB first, from its internal shift register. The data format is determined
by the logic level of OB/
2C. In Serial Mode, when EXT/INT is LOW, SDOUT is valid on both
edges of SCLK.
In Serial Mode, when EXT/
INT is HIGH:
If INVSCLK is LOW, SDOUT is updated on SCLK rising edge and valid on the next falling edge.
If INVSCLK is HIGH, SDOUT is updated on SCLK falling edge and valid on the next rising edge.
22
D[9]
DI/O
When SER/
PAR is LOW, this output is used as Bit 9 of the Parallel Port Data Output Bus.
or SCLK
When SER/
PAR is HIGH, this pin, part of the Serial Port, is used as a serial data clock input or
output, dependent upon the logic state of the EXT/
INT pin. The active edge where the data SDOUT
is updated depends upon the logic state of the INVSCLK pin.
23
D[10]
DO
When SER/
PAR is LOW, this output is used as Bit 10 of the Parallel Port Data Output Bus.
or SYNC
When SER
/PAR is HIGH, this output, part of the Serial Port, is used as a digital output frame
synchronization for use with the internal data clock (EXT/
INT = Logic LOW). When a read sequence
is initiated and INVSYNC is LOW, SYNC is driven HIGH and remains HIGH while SDOUT
output is valid. When a read sequence is initiated and INVSYNC is HIGH, SYNC is driven LOW
and remains LOW while SDOUT output is valid.
24
D[11]
DO
When SER/
PAR is LOW, this output is used as Bit 11 of the Parallel Port Data Output Bus.
or RDERROR
When SER/
PAR is HIGH and EXT/INT is HIGH, this output, part of the Serial Port, is used as an
incomplete read error flag. In Slave Mode, when a data read is started and not complete when the
following conversion is complete, the current data is lost and RDERROR is pulsed HIGH.
25–28
D[12:15]
DO
Bit 12 to Bit 15 of the Parallel Port Data Output Bus. When SER/
PAR is HIGH, these outputs are in
high impedance.
29
BUSY
DO
Busy Output. Transitions HIGH when a conversion is started and remains HIGH until the conversion
is complete and the data is latched into the on-chip shift register. The falling edge of BUSY could
be used as a data-ready clock signal.
30
DGND
P
Must Be Tied to Digital Ground.
31
RD
DI
Read Data. When
CS and RD are both LOW, the Interface Parallel or Serial Output Bus is enabled.
32
CS
DI
Chip Select. When
CS and RD are both LOW, the Interface Parallel or Serial Output Bus is enabled.
CS is also used to gate the external serial clock.
33
RESET
DI
Reset Input. When set to a logic HIGH, reset the AD7671. Current conversion, if any, is aborted.
If not used, this pin could be tied to DGND.
34
PD
DI
Power-Down Input. When set to a logic HIGH, power consumption is reduced and conversions are
inhibited after the current one is completed.
35
CNVST
DI
Start Conversion. A falling edge on
CNVST puts the internal sample-and-hold into the hold state
and initiates a conversion. In Impulse Mode (IMPULSE HIGH and WARP LOW), if
CNVST is
held LOW when the acquisition phase
(t
8) is complete, the internal sample-and-hold is put into the
hold state and a conversion is immediately started.
36
AGND
P
Must Be Tied to Analog Ground.
37
REF
AI
Reference Input Voltage.
38
REFGND
AI
Reference Input Analog Ground.
39
INGND
P
Analog Input Ground.
40, 41,
INA, INB,
AI
Analog Inputs. Refer to Table I for input range configuration.
42, 43
INC, IND
NOTES
AI = Analog Input
DI = Digital Input
DI/O = Bidirectional Digital
DO = Digital Output
P = Power
REV. C
Paddle connected to AGND for the LFCSP (CP-48-1). This connection is not required to meet the electrical performances.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-2NB-MX-F4 | CONVERTER MOD DC/DC 95V 75W |
| MS27505E17F35SD | CONN RCPT 55POS BOX MNT W/SCKT |
| VE-2NB-MX-F3 | CONVERTER MOD DC/DC 95V 75W |
| LT1135ACSW#TR | IC TXRX 5V RS232 LP CAPS 20SOIC |
| VI-2T0-MY | CONVERTER MOD DC/DC 5V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7672 | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS HIGH-SPEED 12-BIT ADC |
| AD7672BE03 | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS HIGH-SPEED 12-BIT ADC |
| AD7672BQ03 | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS HIGH-SPEED 12-BIT ADC |
| AD7672BQ03/+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 12-Bit |
| AD7672BQ05 | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS HIGH-SPEED 12-BIT ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。