- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10093 > AD7671ASTZRL (Analog Devices Inc)IC ADC 16BIT CMOS 1MSPS 48LQFP PDF資料下載
參數(shù)資料
| 型號： | AD7671ASTZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 9/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT CMOS 1MSPS 48LQFP |
| 標(biāo)準包裝： | 2,000 |
| 系列： | PulSAR® |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 1M |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 125mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應(yīng)商設(shè)備封裝： | 48-LQFP（7x7） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 4 個單端，單極；4 個單端，雙極 |
| 配用： | EVAL-AD7671CBZ-ND - BOARD EVALUATION FOR AD7671 |
AD7671
–17–
DIGITAL INTERFACE
The AD7671 has a versatile digital interface; it can be interfaced
with the host system by using either a serial or parallel interface.
The serial interface is multiplexed on the parallel data bus. The
AD7671 digital interface also accommodates both 3 V or 5 V logic
by simply connecting the OVDD supply pin of the AD7671 to the
host system interface digital supply. Finally, by using the OB/
2C
input pin, straight binary and twos complement coding can be used.
The two signals
CS and RD control the interface. When at least
one of these signals is HIGH, the interface outputs are in high
impedance. Usually,
CS allows the selection of each AD7671 in
multicircuit applications and is held LOW in a single AD7671
design.
RD is generally used to enable the conversion result on
the data bus.
t1
t3
t4
t11
CNVST
BUSY
DATA BUS
CS = RD = 0
t10
PREVIOUS CONVERSION DATA
NEW DATA
Figure 13. Master Parallel Data Timing for Reading
(Continuous Read)
PARALLEL INTERFACE
The AD7671 is configured to use the parallel interface when the
SER/
PAR is held LOW. The data can be read either after each
conversion, which is during the next acquisition phase, or during
the following conversion as shown, respectively, in Figures 14 and
15. When the data is read during the conversion, however, it is
recommended that it be read-only during the first half of the con-
version phase. That avoids any potential feedthrough between
voltage transients on the digital interface and the most critical
analog conversion circuitry.
RD
BUSY
CS
CURRENT
CONVERSION
DATA BUS
t12
t13
Figure 14. Slave Parallel Data Timing for Reading (Read
after Convert)
t1
CS = 0
CNVST,
RD
PREVIOUS
CONVERSION
t3
t12
t13
t4
BUSY
DATA BUS
Figure 15. Slave Parallel Data Timing for Reading (Read
during Convert)
The BYTESWAP pin allows a glueless interface to an 8-bit bus.
As shown in Figure 16, the LSB is output on D[7:0] and the
MSB is output on D[15:8] when BYTESWAP is LOW. When
BYTESWAP is HIGH, the LSB and MSB bytes are swapped and
the LSB is output on D[15:8] and the MSB is output on D[7:0].
By connecting BYTESWAP to an address line, the 16 data bits
can be read in two bytes on either D[15:8] or D[7:0].
CS
BYTE
PINS D[15:8]
HI-Z
HIGH BYTE
LOW BYTE
HI-Z
HIGH BYTE
LOW BYTE
HI-Z
t
12
t
12
t
13
PINS D[7:0]
RD
Figure 16. 8-Bit Parallel Interface
SERIAL INTERFACE
The AD7671 is configured to use the serial interface when the
SER/
PAR is held HIGH. The AD7671 outputs 16 bits of data,
MSB first, on the SDOUT pin. This data is synchronized with
the 16 clock pulses provided on the SCLK pin. The output data
is valid on both the rising and falling edge of the data clock.
SLAVE SERIAL INTERFACE
External Clock
The AD7671 is configured to accept an externally supplied
serial data clock on the SCLK pin when the EXT/
INT pin is
held HIGH. In this mode, several methods can be used to read
the data. The external serial clock is gated by
CS and the data
are output when both
CS and RD are LOW. Thus, depending on
CS, the data can be read after each conversion or during the follow-
ing conversion. The external clock can be either a continuous or
discontinuous clock. A discontinuous clock can be either normally
HIGH or normally LOW when inactive. Figures 19 and 21
show the detailed timing diagrams of these methods.
REV. C
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-2NB-MX-F4 | CONVERTER MOD DC/DC 95V 75W |
| MS27505E17F35SD | CONN RCPT 55POS BOX MNT W/SCKT |
| VE-2NB-MX-F3 | CONVERTER MOD DC/DC 95V 75W |
| LT1135ACSW#TR | IC TXRX 5V RS232 LP CAPS 20SOIC |
| VI-2T0-MY | CONVERTER MOD DC/DC 5V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7672 | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS HIGH-SPEED 12-BIT ADC |
| AD7672BE03 | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS HIGH-SPEED 12-BIT ADC |
| AD7672BQ03 | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS HIGH-SPEED 12-BIT ADC |
| AD7672BQ03/+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 12-Bit |
| AD7672BQ05 | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS HIGH-SPEED 12-BIT ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。