- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1982 > AD7693BRMZRL7 (Analog Devices Inc)IC ADC 16BIT 500KSPS 10-MSOP PDF資料下載
參數(shù)資料
| 型號： | AD7693BRMZRL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 10/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT 500KSPS 10-MSOP |
| 標準包裝： | 1,000 |
| 系列： | PulSAR® |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 500k |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 21.5mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 10-TFSOP，10-MSOP（0.118"，3.00mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 10-MSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個差分，雙極 |
| 配用： | EVAL-AD7693CBZ-ND - BOARD EVALUATION FOR AD7693 |
AD7693
Rev. A | Page 18 of 24
CS MODE, 3-WIRE WITH BUSY INDICATOR
This mode is usually used when a single AD7693 is connected
to an SPI-compatible digital host having an interrupt input.
The connection diagram is shown in Figure 36, and the
corresponding timing is given in Figure 37.
With SDI tied to VIO, a rising edge on CNV initiates a
conversion, selects the CS mode, and forces SDO to high
impedance. SDO is maintained in high impedance until the
completion of the conversion irrespective of the state of CNV.
Prior to the minimum conversion time, CNV can be used to
select other SPI devices, such as analog multiplexers, but CNV
must be returned low before the minimum conversion time
elapses and then held low for the maximum possible conversion
time to guarantee the generation of the busy signal indicator.
When the conversion is complete, SDO goes from high
impedance to low impedance. With a pull-up on the SDO line,
this transition can be used as an interrupt signal to initiate the
data reading controlled by the digital host. The AD7693 then
enters the acquisition phase and powers down. The data bits are
clocked out, MSB first, by subsequent SCK falling edges. The
data is valid on both SCK edges. Although the rising edge can
be used to capture the data, a digital host using the SCK falling
edge will allow a faster reading rate, provided it has an
acceptable hold time. After the optional 17th SCK falling edge or
when CNV goes high (whichever occurs first), SDO returns to
high impedance.
If multiple AD7693s are selected at the same time, the SDO
output pin handles this contention without damage or induced
latch-up. Meanwhile, it is recommended to keep this contention
as short as possible to limit extra power dissipation.
DATA IN
IRQ
CLK
CONVERT
VIO
CNV
SCK
SDO
SDI
VIO
AD7693
0
6
394
-03
5
DIGITAL HOST
Figure 36. CS Mode, 3-Wire with Busy Indicator
Connection Diagram (SDI High)
SDO
D15
D14
D1
D0
tDIS
SCK
12
3
15
16
17
tSCK
tSCKL
tSCKH
tHSDO
tDSDO
CNV
CONVERSION
ACQUISITION
tCONV
tCYC
ACQUISITION
SDI = 1
tCNVH
tACQ
0
63
94
-03
6
Figure 37. CS Mode, 3-Wire with Busy Indicator Serial Interface Timing (SDI High)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7694ARMZ | IC ADC 16BIT SAR 250KSPS 8MSOP |
| AD7699BCPZRL7 | IC ADC 8CH 16BIT 500KSPS 20LFCSP |
| AD7701BN | IC ADC 16BIT LC2MOS MONO 20-DIP |
| AD7703BN | IC ADC 20BIT LC2MOS 20-DIP |
| AD7706BN | IC ADC 16BIT 3CH 16-DIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7694 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit Lower Power |
| AD7694_05 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 250 kSPS PulSAR ADC in MSOP |
| AD7694ARM | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD7694ARMRL7 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 250 kSPS PulSAR ADC in MSOP |
| AD7694ARMZ | 功能描述:IC ADC 16BIT SAR 250KSPS 8MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。