- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10272 > AD7707BRZ-REEL7 (Analog Devices Inc)IC ADC 16BIT 3CHAN 20SOIC PDF資料下載
參數(shù)資料
| 型號： | AD7707BRZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 51/52頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT 3CHAN 20SOIC |
| 標(biāo)準(zhǔn)包裝： | 400 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 500 |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 1mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-SOIC W |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個單端，單極；1 個單端，雙極；2 個偽差分，單極；2 個偽差分，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁當(dāng)前第51頁第52頁
AD7707
Rev. B | Page 8 of 52
TIMING CHARACTERISTICS
AVDD = DVDD = 2.7 V to 5.25 V, AGND = DGND = 0 V; fCLKIN = 2.4576 MHz; input logic = 0, Logic 1 = DVDD, unless otherwise noted.
Table 4.
Limit at TMIN, TMAX
(B Version)
Unit
Conditions/Comments
400
kHz min
Master clock frequency: crystal oscillator or externally supplied for specified performance
5
MHz max
tCLKIN LO
0.4 × tCLKIN
ns min
Master clock input low time, tCLKIN = 1/fCLKIN
tCLKIN HI
0.4 × tCLKIN
ns min
Master clock input high time
t1
500 × tCLKIN
ns nom
DRDY high time
t2
100
ns min
RESET pulse width
Read Operation
t3
0
ns min
DRDY to CS setup time
t4
120
ns min
CS falling edge to SCLK rising edge setup time
0
ns min
SCLK falling edge to data valid delay
80
ns max
DVDD = 5 V
100
ns max
DVDD = 3.0 V
t6
100
ns min
SCLK high pulse width
t7
100
ns min
SCLK low pulse width
t8
0
ns min
CS rising edge to SCLK rising edge hold time
10
ns min
Bus relinquish time after SCLK rising edge
60
ns max
DVDD = 5 V
100
ns max
DVDD = 3.0 V
t10
100
ns max
Write Operation
t11
120
ns min
CS falling edge to SCLK rising edge setup time
t12
30
ns min
Data valid to SCLK rising edge setup time
t13
20
ns min
Data valid to SCLK rising edge hold time
t14
100
ns min
SCLK high pulse width
t15
100
ns min
SCLK low pulse width
t16
0
ns min
CS rising edge to SCLK rising edge hold time
1 Sample tested at +25°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of DVDD) and timed from a voltage level of 1.6 V.
3 fCLKIN duty cycle range is 45% to 55%. fCLKIN must be supplied whenever the AD7707 is not in standby mode. If no clock is present in this case, the device can draw
higher current than specified and possibly become uncalibrated.
4 The AD7707 is production tested with fCLKIN at 2.4576 MHz (1 MHz for some IDD tests). It is guaranteed by characterization to operate at 400 kHz.
5 These numbers are measured with the load circuit of Figure 2 and defined as the time required for the output to cross the VOL or VOH limits.
6 These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then
extrapolated back to remove effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the true bus
relinquish times of the part and as such are independent of external bus loading capacitances.
7
DRDY returns high after the first read from the device after an output update. The same data can be read again, if required, while DRDY is high, although care should
be taken that subsequent reads do not occur close to the next output update.
TO OUTPUT
PIN
50pF
ISINK (800A AT VDD = 5V
100A AT VDD = 3V)
1.6V
ISOURCE (200A AT VDD = 5V
100A AT VDD = 3V)
08
69
1-
00
2
Figure 2. Load Circuit for Access Time and Bus Relinquish Time
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| D38999/24MJ61PBLC | CONN HSG RCPT 61POS JAM NUT PINS |
| D38999/20JJ19PALC | CONN HSG RCPT 19POS WALL MT PINS |
| AD876JR | IC ADC 10BIT 20MSPS CMOS 28-SOIC |
| D38999/26MG11PNLC | CONN HSG PLUG 11POS STRGHT PINS |
| LTC2447CUHF#PBF | IC ADC 24BIT 8CH HI SPEED 38QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7707EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V 610 V Input Range 1 mW 3-Channel 16-Bit Sigma-Delta ADC(316.51 k) |
| AD7708 | 制造商:AD 制造商全稱:Analog Devices 功能描述:8-/10-Channel, Low Voltage, Low Power, ADCs |
| AD7708BR | 功能描述:IC ADC 16BIT R-R 8/10CH 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD7708BR-REEL | 功能描述:IC ADC 16BIT R-R 8/10CH 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD7708BR-REEL7 | 功能描述:IC ADC 16BIT R-R 8/10CH 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。