參數(shù)資料
型號: AD7714AR-5
廠商: Analog Devices Inc
文件頁數(shù): 3/40頁
文件大?。?/td> 0K
描述: IC ADC SIGNAL COND 5V 24-SOIC
標(biāo)準(zhǔn)包裝: 31
位數(shù): 24
采樣率(每秒): 1k
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 7mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 24-SOIC(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 24-SOIC W
包裝: 管件
輸入數(shù)目和類型: 3 個(gè)差分,單極;3 個(gè)差分,雙極;5 個(gè)偽差分,單極;5 個(gè)偽差分,雙極
配用: EVAL-AD7714-3EBZ-ND - BOARD EVAL FOR AD7714
2
AD7714
REV. C
–11–
AD7714-5 OUTPUT NOISE
Table Ia shows the output rms noise and effective resolution for some typical notch and –3 dB frequencies for the AD7714-5 with
fCLK IN = 2.4576 MHz while Table Ib gives the information for fCLK IN = 1 MHz. The numbers given are for the bipolar input ranges
with a VREF of +2.5 V and with BUFFER = 0. These numbers are typical and are generated at an analog input voltage of 0 V. The
numbers in brackets in each table are for the effective resolution of the part (rounded to the nearest 0.5 LSB). The effective resolu-
tion of the device is defined as the ratio of the output rms noise to the input full scale (i.e.,
2 × V
REF/GAIN
). It should be noted that
it is not calculated using peak-to-peak output noise numbers. Peak-to-peak noise numbers can be up to 6.6 times the rms numbers
while effective resolution numbers based on peak-to-peak noise can be 2.5 bits below the effective resolution based on rms noise as
quoted in the tables.
The output noise from the part comes from two sources. The first is the electrical noise in the semiconductor devices used in the
implementation of the modulator (device noise). Secondly, when the analog input signal is converted into the digital domain, quan-
tization noise is added. The device noise is at a low level and is largely independent of frequency. The quantization noise starts at
an even lower level but rises rapidly with increasing frequency to become the dominant noise source. Consequently, lower filter
notch settings (below 100 Hz approximately for fCLK IN = 2.4576 MHz and below 40 Hz approximately for fCLK IN = 1 MHz) tend to
be device noise dominated while higher notch settings are dominated by quantization noise. Changing the filter notch and cutoff
frequency in the quantization-noise dominated region results in a more dramatic improvement in noise performance than it does in
the device-noise dominated region as shown in Table I. Furthermore, quantization noise is added after the PGA, so effective resolu-
tion is largely independent of gain for the higher filter notch frequencies. Meanwhile, device noise is added in the PGA and, there-
fore, effective resolution reduces at high gains for lower notch frequencies. Additionally, in the device-noise dominated region, the
output noise (in
V) is largely independent of reference voltage while in the quantization-noise dominated region, the noise is pro-
portional to the value of the reference. It is possible to do post-filtering on the device to improve the output data rate for a given
–3 dB frequency and also to further reduce the output noise.
At the lower filter notch settings (below 60 Hz for fCLK IN = 2.4576 MHz and below 25 Hz for fCLK IN = 1 MHz), the no missing
codes performance of the device is at the 24-bit level. At the higher settings, more codes will be missed until at 1 kHz notch setting
for fCLK IN = 2.4576 MHz (400 Hz for fCLK IN = 1 MHz), no missing codes performance is only guaranteed to the 12-bit level.
Table Ia. AD7714-5 Output Noise/Resolution vs. Gain and First Notch for f CLK IN = 2.4576 MHz, BUFFER = 0
Filter First
Typical Output RMS Noise in
V (Effective Resolution in Bits)
Notch & O/P
–3 dB
Gain of
Data Rate
Frequency
1
2
4
8
16
32
64
128
5 Hz
1.31 Hz
0.87
(22.5)
0.48
(22.5)
0.24 (22.5) 0.2
(21.5) 0.18 (20.5) 0.17 (20)
0.17 (19)
0.17 (18)
10 Hz
2.62 Hz
1.0
(22.5)
0.78
(21.5)
0.48 (21.5) 0.33 (21)
0.25 (20.5) 0.25 (19.5) 0.25 (18.5) 0.25 (17.5)
25 Hz
6.55 Hz
1.8
(21.5)
1.1
(21)
0.63 (21)
0.5
(20)
0.44 (19.5) 0.41 (18.5) 0.38 (17.5) 0.38 (16.5)
30 Hz
7.86 Hz
2.5
(21)
1.31
(21)
0.84 (20.5) 0.57 (20)
0.46 (19.5) 0.43 (18.5) 0.4
(17.5) 0.4
(16.5)
50 Hz
13.1 Hz
4.33
(20)
2.06
(20)
1.2
(20)
0.64 (20)
0.54 (19)
0.46 (18.5) 0.46 (17.5) 0.46 (16.5)
60 Hz
15.72 Hz
5.28
(20)
2.36
(20)
1.33 (20)
0.87 (19.5) 0.63 (19)
0.62 (18)
0.6
(17)
0.56 (16)
100 Hz
26.2 Hz
12.1
(18.5)
5.9
(18.5)
2.86 (19)
1.91 (18.5) 1.06 (18)
0.83 (17.5) 0.82 (16.5) 0.76 (15.5)
250 Hz
65.5 Hz
127
(15.5)
58
(15.5)
29
(15.5) 15.9 (15.5) 6.7
(15.5) 3.72 (15.5) 1.96 (15.5) 1.5
(14.5)
500 Hz
131 Hz
533
(13)
267
(13)
137 (13)
66
(13)
38
(13)
20
(13)
8.6
(13)
4.4
(13)
1 kHz
262 Hz
2,850 (11)
1,258 (11)
680 (11)
297 (11)
131 (11)
99
(10.5) 53
(10.5) 28
(10.5)
Table Ib. AD7714-5 Output Noise/Resolution vs. Gain and First Notch for fCLK IN = 1 MHz, BUFFER = 0
Filter First
Typical Output RMS Noise in
V (Effective Resolution in Bits)
Notch & O/P
–3 dB
Gain of
Data Rate
Frequency
1
2
4
8
16
32
64
128
2 Hz
0.52 Hz
0.75
(22.5)
0.56
(22)
0.31 (22)
0.19 (21.5) 0.17 (21)
0.14 (20)
0.14 (19)
0.14 (18)
4 Hz
1.05 Hz
1.04
(22)
0.88
(21.5)
0.45 (21.5)
0.28 (21)
0.21 (20.5) 0.21 (19.5) 0.21 (18.5) 0.21 (17.5)
10 Hz
2.62 Hz
1.66
(21.5)
1.01
(21.5)
0.77 (20.5)
0.41 (20.5) 0.37 (19.5) 0.35 (19)
0.35 (18)
0.35 (17)
25 Hz
6.55 Hz
5.2
(20)
2.06
(20)
1.4
(20)
0.86 (19.5) 0.63 (19)
0.61 (18)
0.59 (17)
0.59 (16)
30 Hz
7.86 Hz
7.1
(19.5)
3.28
(19.5)
1.42 (19.5)
1.07 (19)
0.78 (18.5) 0.64 (18)
0.61 (17)
0.61 (16)
50 Hz
13.1 Hz
19.4
(18)
9.11
(18)
4.2
(18)
2.45 (18)
1.56 (17.5) 1.1
(17)
0.82 (16.5) 0.8
(15.5)
60 Hz
15.72 Hz
25
(17.5)
16
(17.5)
6.5
(17.5)
2.9
(17.5) 1.93 (17.5) 1.4
(17)
1.1
(16)
0.98 (15.5)
100 Hz
26.2 Hz
102
(15.5)
58
(15.5)
25
(15.5)
13.5 (15.5) 5.7
(15.5) 3.9
(15.5) 2.1
(15)
1.3
(15)
200 Hz
52.4 Hz
637
(13)
259
(13)
130 (13)
76
(13)
33
(13)
16
(13)
11
(13)
6
(12.5)
400 Hz
104.8 Hz
2,830 (11)
1,430 (11)
720 (11)
334 (11)
220 (10.5) 94
(10.5) 54
(10.5) 25
(10.5)
相關(guān)PDF資料
PDF描述
VI-B6J-IV-S CONVERTER MOD DC/DC 36V 150W
VE-27N-MY CONVERTER MOD DC/DC 18.5V 50W
LTC2258CUJ-12#TRPBF IC ADC 12BIT 65MSPS 1.8V 40-QFN
VI-B6B-IV-S CONVERTER MOD DC/DC 95V 150W
VE-B3M-MW-F1 CONVERTER MOD DC/DC 10V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7714AR-5REEL 功能描述:IC ADC 24BIT SIGMA-DELTA 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端,單極;1 個(gè)單端,雙極
AD7714AR-5Z 制造商:Analog Devices 功能描述:ADC 24BIT 5CH PGA 24SOIC 制造商:Analog Devices 功能描述:ADC, 24BIT, 5CH PGA, 24SOIC; Resolution (Bits):24bit; Sampling Rate:1kSPS; Supply Voltage Type:Single; Supply Voltage Min:4.75V; Supply Voltage Max:5.25V; Supply Current:1.1mA; Digital IC Case Style:SOIC; No. of Pins:24; Input ;RoHS Compliant: Yes
AD7714ARS-3 功能描述:IC ADC 24BIT SIGMA-DELTA 28SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端,單極;1 個(gè)單端,雙極
AD7714ARS-3REEL 功能描述:IC ADC 24BIT SIGMA-DELTA 28SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端,單極;1 個(gè)單端,雙極
AD7714ARS-5 功能描述:IC ADC SIGNAL COND 5V 28-SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端,單極;1 個(gè)單端,雙極