to bias VIN
參數(shù)資料
型號: AD8139ACPZ-REEL
廠商: Analog Devices Inc
文件頁數(shù): 15/25頁
文件大小: 0K
描述: IC AMP DIFF R-R LN LDIST 8LFCSP
標準包裝: 5,000
放大器類型: 差分
電路數(shù): 1
輸出類型: 差分,滿擺幅
轉換速率: 800 V/µs
-3db帶寬: 410MHz
電流 - 輸入偏壓: 2.25µA
電壓 - 輸入偏移: 150µV
電流 - 電源: 24.5mA
電流 - 輸出 / 通道: 100mA
電壓 - 電源,單路/雙路(±): 4.5 V ~ 12 V,±2.25 V ~ 6 V
工作溫度: -40°C ~ 125°C
安裝類型: 表面貼裝
封裝/外殼: 8-VFDFN 裸露焊盤,CSP
供應商設備封裝: 8-LFCSP-VD(3x3)
包裝: 帶卷 (TR)
AD8139
Rev. B | Page 21 of 24
One way to avoid the input common-mode swing limitation is
to bias VIN and VREF at midsupply. In this case, VIN is 5 V p-p
swinging about a baseline at 2.5 V, and VREF is connected to a
low-Z 2.5 V source. VICM now has an amplitude of 2.5 V p-p and
is swinging about 2.5 V. Using the results in Equation 17, VACM
is calculated to be equal to VICM because VOCM = VICM. Therefore,
VACM swings from 1.25 V to 3.75 V, which is well within the
input common-mode voltage limits of the AD8139. Another
benefit seen in this example is that because VOCM = VACM = VICM
no wasted common-mode current flows. Figure 62 illustrates
how to provide the low-Z bias voltage. For situations that do not
require a precise reference, a simple voltage divider suffices to
develop the input voltage to the buffer.
VIN
0V TO 5V
AD8139
+
8
2
1
6
3
4
5
VOCM
200
324
5V
200
324
0.1F
10F
+
AD8031
+
0.1F
5V
ADR431
2.5V
REFERENCE
TO AD7674 REFBUFIN
046
79
-0
53
Figure 62. Low-Z 2.5 V Buffer
Another way to avoid the input common-mode swing limitation is
to use dual power supplies on the AD8139. In this case, the
biasing circuitry is not required.
Bandwidth vs. Closed-Loop Gain
The 3 dB bandwidth of the AD8139 decreases proportionally
to increasing closed-loop gain in the same way as a traditional
voltage feedback operational amplifier. For closed-loop gains
greater than 4, the bandwidth obtained for a specific gain can be
estimated as
)
MHz
300
(
,
dB
3
,
×
+
=
F
G
dm
OUT
R
V
f
(20)
or equivalently, β(300 MHz).
This estimate assumes a minimum 90° phase margin for the
amplifier loop, which is a condition approached for gains greater
than 4. Lower gains show more bandwidth than predicted by
the equation due to the peaking produced by the lower
phase margin.
Estimating DC Errors
Primary differential output offset errors in the AD8139 are due
to three major components: the input offset voltage, the offset
between the VAN and VAP input currents interacting with the
feedback network resistances, and the offset produced by the dc
voltage difference between the input and output common-mode
voltages in conjunction with matching errors in the feedback
network.
The first output error component is calculated as
+
=
G
F
IO
R
V
e1
Vo _
, or equivalently as VIO
(21)
where VIO is the input offset voltage. The input offset voltage of the
AD8139 is laser trimmed and guaranteed to be less than 500 μV.
The second error is calculated as
()
F
IO
G
F
G
F
IO
R
I
R
I
e2
Vo
=
+
+
=
_
(22)
where IIO is defined as the offset between the two input bias
currents.
The third error voltage is calculated as
Vo_e3 = Δenr × (VICM VOCM)
(23)
where Δenr is the fractional mismatch between the two
feedback resistors.
The total differential offset error is the sum of these three error
sources.
Other Impact of Mismatches in the Feedback Networks
The internal common-mode feedback network still forces the
output voltages to remain balanced, even when the RF/RG feedback
networks are mismatched. However, the mismatch will cause a
gain error proportional to the feedback network mismatch.
Ratio-matching errors in the external resistors degrade the
ability to reject common-mode signals at the VAN and VIN input
terminals, much the same as with a four-resistor difference
amplifier made from a conventional op amp. Ratio-matching
errors also produce a differential output component that is
equal to the VOCM input voltage times the difference between the
feedback factors (βs). In most applications using 1% resistors,
this component amounts to a differential dc offset at the output
that is small enough to be ignored.
相關PDF資料
PDF描述
69192-122HLF BERGSTIK II DR STRAIGHT RET
2089-250-BT1LF SURGE ARRESTOR GDT 2500V AXIAL
644861-3 CONN HEADER VERT .100 3POS TIN
69192-226HLF BERGSTIK II DR STRAIGHT RET
644861-2 CONN HEADER VERT .100 2POS TIN
相關代理商/技術參數(shù)
參數(shù)描述
AD8139ACPZ-REEL7 功能描述:IC AMP DIFF R-R LN LDIST 8LFCSP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:2,500 系列:- 放大器類型:通用 電路數(shù):4 輸出類型:- 轉換速率:0.6 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:45nA 電壓 - 輸入偏移:2000µV 電流 - 電源:1.4mA 電流 - 輸出 / 通道:40mA 電壓 - 電源,單路/雙路(±):3 V ~ 32 V,±1.5 V ~ 16 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:14-TSSOP 包裝:帶卷 (TR) 其它名稱:LM324ADTBR2G-NDLM324ADTBR2GOSTR
AD8139AR 制造商:Analog Devices 功能描述:
AD8139ARD 功能描述:IC AMP DIFF R-R LN LDIST 8SOIC RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:2,500 系列:Excalibur™ 放大器類型:J-FET 電路數(shù):1 輸出類型:- 轉換速率:45 V/µs 增益帶寬積:10MHz -3db帶寬:- 電流 - 輸入偏壓:20pA 電壓 - 輸入偏移:490µV 電流 - 電源:1.7mA 電流 - 輸出 / 通道:48mA 電壓 - 電源,單路/雙路(±):4.5 V ~ 38 V,±2.25 V ~ 19 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應商設備封裝:8-SOIC 包裝:帶卷 (TR)
AD8139ARD-EBZ 功能描述:BOARD EVAL FOR AD8139ARD RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 運算放大器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:-
AD8139ARD-REEL 功能描述:IC AMP DIFF R-R LN LDIST 8SOIC RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:50 系列:- 放大器類型:J-FET 電路數(shù):2 輸出類型:- 轉換速率:3.5 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:30pA 電壓 - 輸入偏移:2000µV 電流 - 電源:200µA 電流 - 輸出 / 通道:- 電壓 - 電源,單路/雙路(±):7 V ~ 36 V,±3.5 V ~ 18 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:8-DIP(0.300",7.62mm) 供應商設備封裝:8-PDIP 包裝:管件