- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄5758 > AD824ARZ-14-REEL7 (Analog Devices Inc)IC OPAMP JFET R-R 2MHZ LP 14SOIC PDF資料下載
參數(shù)資料
| 型號： | AD824ARZ-14-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 6/16頁 |
| 文件大小： | 0K |
| 描述： | IC OPAMP JFET R-R 2MHZ LP 14SOIC |
| 標準包裝： | 750 |
| 放大器類型： | J-FET |
| 電路數(shù)： | 4 |
| 輸出類型： | 滿擺幅 |
| 轉(zhuǎn)換速率： | 2 V/µs |
| 增益帶寬積： | 2MHz |
| -3db帶寬： | 2MHz |
| 電流 - 輸入偏壓： | 4pA |
| 電壓 - 輸入偏移： | 500µV |
| 電流 - 電源： | 560µA |
| 電流 - 輸出 / 通道： | 12mA |
| 電壓 - 電源，單路/雙路(±)： | 3 V ~ 30 V，±1.5 V ~ 15 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 14-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 14-SOIC |
| 包裝： | 帶卷 (TR) |
REV. C
AD824
–14–
A design consideration in sample-and-hold circuits is voltage
droop at the output caused by op amp bias and switch leakage
currents. By choosing a JFET op amp and a low leakage CMOS
switch, this design minimizes droop rate error to better than
0.1
mV/ms in this circuit. Higher values of CH will yield a lower
droop rate. For best performance, CH and C2 should be poly-
styrene, polypropylene or Teflon capacitors. These types of
capacitors exhibit low leakage and low dielectric absorption. Addi-
tionally, 1% metal film resistors were used throughout the design.
In the sample mode, SW1 and SW4 are closed, and the output
is VOUT = –VIN. The purpose of SW4, which operates in parallel
with SW1, is to reduce the pedestal, or hold step, error by
injecting the same amount of charge into the noninverting input
of A3 that SW1 injects into the inverting input of A3. This
creates a common-mode voltage across the inputs of A3 and is
then rejected by the CMR of A3; otherwise, the charge injection
from SW1 would create a differential voltage step error that
would appear at VOUT. The pedestal error for this circuit is
less than 2 mV over the entire 0 V to 3.3 V/5 V signal range.
Another method of reducing pedestal error is to reduce the pulse
amplitude applied to the control pins. In order to control the
ADG513, only 2.4 V are required for the “ON” state and
0.8V for the “OFF” state. If possible, use an input control
signal whose amplitude ranges from 0.8 V to 2.4 V instead of a
full range 0 V to 3.3 V/5 V for minimum pedestal error.
Other circuit features include an acquisition time of less than
3
ms to 1%; reducing CH and C2 will speed up the acquisition
time further, but an increased pedestal error will result. Settling
time is less than 300 ns to 1%, and the sample-mode signal BW
is 80 kHz.
The ADG513 was chosen for its ability to work with 3 V/5 V
supplies and for having normallyopen and normallyclosed preci-
sion CMOS switches on a dielectrically isolated process. SW2 is
not required in this circuit; however, it was used in parallel with
SW3 to provide a lower RON analog switch.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 32588 | CONN SPADE 10-12 AWG #8 YEL PIDG |
| 170M5517 | FUSE 1100A 690V 2GN/50 |
| 170M5417 | FUSE 1100A 690V 2BN/50 |
| SL1122A450 | GAS TUBE 450V HYBRD 5KA 3PINCORE |
| TSW-103-08-G-T-RA | CONN HEADER 9POS .100" TPL R/A |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD824BN | 制造商:AD 制造商全稱:Analog Devices 功能描述:Single Supply, Rail-to-Rail Low Power, FET-Input Op Amp |
| AD825 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, General-Purpose High Speed JFET Amplifier |
| AD825_04 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, General-Purpose High Speed JFET Amplifier |
| AD8250 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Wide Supply Range, Micropower, |
| AD8250ARMZ | 功能描述:IC AMP INST ICMOS LDRIFT 10MSOP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:iCMOS® 標準包裝:2,500 系列:- 放大器類型:通用 電路數(shù):4 輸出類型:- 轉(zhuǎn)換速率:0.6 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:45nA 電壓 - 輸入偏移:2000µV 電流 - 電源:1.4mA 電流 - 輸出 / 通道:40mA 電壓 - 電源，單路/雙路(±):3 V ~ 32 V，±1.5 V ~ 16 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) 其它名稱:LM324ADTBR2G-NDLM324ADTBR2GOSTR |
發(fā)布緊急采購，3分鐘左右您將得到回復。