- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8606 > AD8304ARU-REEL7 (Analog Devices Inc)IC LOGARITHMIC CONV 14-TSSOP T/R PDF資料下載
參數(shù)資料
| 型號： | AD8304ARU-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 4/20頁 |
| 文件大小： | 0K |
| 描述： | IC LOGARITHMIC CONV 14-TSSOP T/R |
| 設(shè)計資源： | Interfacing ADL5315 to Translinear Logarithmic Amplifier (CN0056) Interfacing ADL5317 High Side Current Mirror to a Translinear Logarithmic Amplifier in an Avalanche Photodiode Power Detector |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 類型： | 對數(shù)轉(zhuǎn)換器 |
| 應(yīng)用： | 光纖 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 14-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 14-TSSOP |
| 包裝： | 帶卷 (TR) |
REV. A
–12–
AD8304
6
3
4
PDB
BIAS
VREF
10
2
12
VPDB
VSUM
INPT
VSUM
5
1
VNEG
~10k
ACOM
14
VPS2
PWDN
VPS1
VREF
7
VLOG
8
BFIN
9
BFNG
TEMPERATURE
COMPENSATION
5k
11
VOUT
0.5V
IPD
NC
R1
750
10nF
C1
1nF
13
RA
VP
VOUT
NC = NO CONNECT
RB
RC
Figure 5. Method for Raising the Intercept
Low Supply Slope and Intercept Adjustment
When using the device with a positive supply less than 4 V, it is
necessary to reduce the slope and intercept at the VLOG Pin in
order to preserve good log conformance over the entire 160 dB
operating range. The voltage at the VLOG Pin is generated by
an internal current source with an output current of 40
A/decade
feeding the internal laser-trimmed output resistance of 5 k
. When
the voltage at the VLOG Pin exceeds VP – 2.3 V, the current
source ceases to respond linearly to logarithmic increases in current.
This headroom issue can be avoided by reducing the logarithmic
slope and intercept at the VLOG Pin. This is accomplished by
connecting an external resistor RS from the VLOG Pin to ground
in combination with an intercept lowering resistor RZ. The values
shown in Figure 6 illustrate a good solution for a 3.0 V positive
supply. The resulting logarithmic slope measured at VLOG is
62.5 mV/decade with a new intercept of 57 fA. The original
logarithmic slope of 200 mV/decade can be recovered using voltage
gain on the internal buffer amplifier.
6
3
4
PDB
BIAS
VREF
10
2
12
VPDB
VSUM
INPT
VSUM
5
1
VNEG
~10k
ACOM
14
VPS2
PWDN
VPS1
VREF
7
VLOG
8
BFIN
9
BFNG
TEMPERATURE
COMPENSATION
5k
11
VOUT
0.5V
IPD
NC
R1
750
10nF
C1
1nF
13
RA
4.98k
VP
VOUT
NC = NO CONNECT
RB
2.26k
RS
2.67k
RZ
15.4k
62.5mV/DEC
Figure 6. Recommended Low Supply Application Circuit
Using the Adaptive Bias
For most photodiode applications, the placement of the anode
somewhat above ground is acceptable, as long as the positive
bias on the cathode is adequate to support the peak current for a
particular diode, limited mainly by its series resistance. To address
this matter, the AD8304 provides for the diode a bias that varies
linearly with the current. This voltage appears at Pin VPDB, and
varies from 0.6 V (reverse-biasing the diode by 0.1 V) for IPD =
100 pA and rises to 2.6 V (for a diode bias of 1 V) at IPD = 10 mA.
This results in a constant internal junction bias of 0.1 V when the
series resistance of the photodiode is 200
. For optical power
measurements over a wide dynamic range the adaptive biasing
function will be valuable in minimizing dark current while pre-
venting the loss of photodiode bias at high currents. Use of the
adaptive bias feature is shown in Figure 7.
6
3
4
PDB
BIAS
VREF
10
2
12
VPDB
VSUM
INPT
VSUM
5
1
VNEG
~10k
ACOM
14
VPS2
PWDN
VPS1
VREF
7
VLOG
8
BFIN
9
BFNG
TEMPERATURE
COMPENSATION
5k
11
VOUT
0.5V
IPD
CPB
R1
750
10nF
C1
1nF
13
RA
RB
CFILT
VP
VOUT
Figure 7. Using the Adaptive Biasing
Capacitor CPB, between the photodiode cathode at Pin VPDB
and ground, is included to lower the impedance at this node and
thereby improve the high frequency accuracy at those current
levels where the AD8304 bandwidth is high. It also ensures an
HF path for any high frequency modulation on the optical signal
which might not otherwise be accurately averaged. It will not be
necessary in all cases, and experimentation may be required to find
an optimum value.
Changing the Voltage at the Summing Node
The default value of VSUM is determined by using a quarter of
VREF (2 V). This may be altered by applying an independent volt-
age source to VSUM, or by adding an external resistive divider
from VREF to VSUM. This network will operate in parallel with
the internal divider (40 k
and 13.3 k), and the choice of external
resistors should take this into account. In practice, the total
resistance of the added string may be as low as 10 k
(consuming
400
A from VREF). Low values of VSUM and thus VCE (see
Figure 13) are not advised when large values of IPD are expected.
Implementing Low-Pass Filters
Noise, leading to uncertainty in an observed value, is inherent to
all measurement systems. Translinear log amps exhibit significant
amounts of noise for reasons stated above, and are more trouble-
some at low current levels. The standard way of addressing this
problem is to average the measurement over an appropriate time
interval. This can be achieved in the digital domain, in post-ADC
DSP, or in analog form using a variety of low-pass structures.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-24K-IV-F3 | CONVERTER MOD DC/DC 40V 150W |
| AD8332ACPZ-R2 | IC AMP VGA PREAMP PROGR 32-LFCSP |
| AD7545LPZ-REEL | IC DAC 12BIT MULT CMOS 20-PLCC |
| LTC1458ISW#PBF | IC D/A CONV 12BIT R-R QUAD28SOIC |
| VI-24K-IV-F2 | CONVERTER MOD DC/DC 40V 150W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8304ARUZ | 功能描述:IC LOGARITHM CONV 160DB 14-TSSOP RoHS:是 類別:集成電路 (IC) >> 線性 - 放大器 - 專用 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:60 系列:- 類型:可變增益放大器 應(yīng)用:CATV 安裝類型:表面貼裝 封裝/外殼:20-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:20-TQFN-EP（5x5） 包裝:托盤 |
| AD8304ARUZ | 制造商:Analog Devices 功能描述:Logarithmic Amplifier IC |
| AD8304ARUZ-RL7 | 功能描述:IC LOGARITHM CONV 160DB 14-TSSOP RoHS:是 類別:集成電路 (IC) >> 線性 - 放大器 - 專用 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:60 系列:- 類型:可變增益放大器 應(yīng)用:CATV 安裝類型:表面貼裝 封裝/外殼:20-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:20-TQFN-EP（5x5） 包裝:托盤 |
| AD8304-EVAL | 制造商:Analog Devices 功能描述:LTSSOP 160DB-RANGE LOGARITHMIC CONVERTER - Bulk |
| AD8304-EVALZ | 制造商:Analog Devices 功能描述:Evaluation Kit For 160 DB Range Logarithmic Converter 制造商:Analog Devices 功能描述:EVAL KIT FOR 160 DB RANGE (100 PA -10 MA) LOGARITHMIC CNVRTR - Bulk 制造商:Analog Devices 功能描述:EVAL LOGARITHMIC DECTECTOR AD8304 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。