- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1985 > AD872AJD (Analog Devices Inc)IC ADC 12BIT 10MSPS 28-CDIP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD872AJD |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 5/20頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT 10MSPS 28-CDIP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 10M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 7 |
| 功率耗散（最大）： | 1.3W |
| 電壓電源： | 模擬和數(shù)字，雙 ± |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 28-CDIP（0.605"，15.37mm） |
| 供應(yīng)商設(shè)備封裝： | 28-CDIP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 2 個(gè)單端，雙極；1 個(gè)差分，雙極 |
REV. A
–13–
AD872A
condition or an out-of-range low condition. Note that if the in-
put is driven beyond +1.5 V, the digital outputs may not stay at
+FS, but may actually fold back to midscale.
The AD872A’s CMOS digital output drivers are sized to pro-
vide sufficient output current to drive a wide variety of logic
families. However, large drive currents tend to cause glitches on
the supplies and may affect S/(N+D) performance. Applications
requiring the AD872A to drive large capacitive loads or large
fanout may require additional decoupling capacitors on DRVDD
and DVDD. In extreme cases, external buffers or latches could
be used.
THREE-STATE OUTPUTS
The 44-terminal surface mount AD872A offers three-state out-
puts. The digital outputs can be placed into a three-state mode
by pulling the OUTPUT ENABLE (OEN) pin LOW. Note that
this function is not intended to be used to pull the AD872A on
and off a bus at 10 MHz. Rather, it is intended to allow the ADC
to be pulled off the bus for evaluation or test modes. Also, to
avoid corruption of the sampled analog signal during conversion
(3 clock cycles), it is highly recommended that the AD872A be
placed on the bus prior to the first sampling.
DATA
OUTPUT
ACTIVE
THREE-STATE
OEN
t
DD
t
HL
Figure 25. Three-State Output Timing Diagram
For timing budgetary purposes, the typical access and float de-
lay times for the AD872A are 50 ns.
CLOCK INPUT
The AD872A internal timing control uses the two edges of the
clock input to generate a variety of internal timing signals. The
optimal clock input should have a 50% duty cycle; however,
sensitivity to duty cycle is significantly reduced for clock rates of
less than 10 megasamples per second.
20MHz
74XX74
S
R
Q
CLK
+5V
Q
D
Figure 26. Divide-by-Two Clock Circuit
Due to the nature of on-chip compensation circuitry, the duty
cycle should be maintained between 40% and 60% even for
clock rates less than 10 MSPS. One way to realize a 50% duty
cycle clock is to divide down a clock of higher frequency, as
shown in Figure 26.
In this case, a 20 MHz clock is divided by 2 to produce the
10 MHz clock input for the AD872A. In this configuration, the
duty cycle of the 20 MHz clock is irrelevant.
The input circuitry for the CLKIN pin is designed to accom-
modate both TTL and CMOS inputs. The quality of the logic
input, particularly the rising edge, is critical in realizing the best
possible jitter performance for the part: the faster the rising
edge, the better the jitter performance.
As a result, careful selection of the logic family for the clock
driver, as well as the fanout and capacitive load on the clock
line, is important. Jitter-induced errors become more pro-
nounced at higher frequency, large amplitude inputs, where the
input slew rate is greatest.
The AD872A is designed to support a sampling rate of 10
MSPS; running at slightly faster clock rates may be possible,
although at reduced performance levels. Conversely, some slight
performance improvements might be realized by clocking the
AD872A at slower clock rates. Figure 27 presents the S/(N+D)
vs. clock frequency for a 1 MHz analog input.
0
2
4
6
8
10
12
14
16
18
20
S/(N+D)
–
d
B
FREQUENCY – MHz
75
70
65
60
55
50
Figure 27. Typical S/(N+D) vs. Clock Frequency,
fIN = 1 MHz, Full-Scale Input
The power dissipated by the correction logic and output buffers
is largely proportional to the clock frequency; running at re-
duced clock rates provides a slight reduction in power consump-
tion. Figure 28 illustrates this tradeoff.
0
2
4
6
8
10
12
14
16
18
20
FREQUENCY – MHz
1.09
1.08
1.07
1.06
1.05
1.04
POWER
–
W
Figure 28. Typical Power Dissipation vs. Clock Frequency
OBSOLETE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD876JSTZ | IC ADC 10BIT 20MSPS CMOS 48TQFP |
| AD8802AR | IC DAC 8BIT 12CH W/SD 20-SOIC |
| AD8803AR | IC DAC 8BIT OCTAL W/SD 16-SOIC |
| AD9042ASTZ | IC ADC 12BIT 41MSPS 44-TQFP |
| AD9051BRSRL-2V | IC ADC 10BIT 60MSPS 28-SSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD872AJE | 制造商:Rochester Electronics LLC 功能描述:IC, 12-BIT 10 MSPS ADC - Bulk |
| AD872ASD | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 12-Bit 10 MSPS Monolithic A/D Converter |
| AD872ASD/883B | 制造商:Analog Devices 功能描述:ADC Single Pipelined 10Msps 12-bit Parallel 28-Pin CDIP 制造商:Analog Devices 功能描述:ADC SGL PIPELINED 10MSPS 12-BIT PARALLEL 28CDIP - Rail/Tube 制造商:Rochester Electronics LLC 功能描述:IC, 12-BIT 10 MSPS ADC - Bulk 制造商:Analog Devices 功能描述:CONVERTER - ADC |
| AD872ASE | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 12-Bit 10 MSPS Monolithic A/D Converter |
| AD872ASE/883B | 制造商:Analog Devices 功能描述:ADC Single Pipelined 10Msps 12-bit Parallel 44-Pin LCC 制造商:Rochester Electronics LLC 功能描述:IC, 12-BIT 10 MSPS ADC - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。