參數(shù)資料
型號(hào)： AD9042ASTZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 5/24頁(yè)
文件大?。?/td> 0K
描述： IC ADC 12BIT 41MSPS 44-TQFP
標(biāo)準(zhǔn)包裝： 1
位數(shù)： 12
采樣率（每秒）： 41M
數(shù)據(jù)接口： 并聯(lián)
轉(zhuǎn)換器數(shù)目： 3
功率耗散（最大）： 735mW
電壓電源： 模擬和數(shù)字，雙 ±
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 44-LQFP
供應(yīng)商設(shè)備封裝： 44-LQFP（10x10）
包裝： 托盤
輸入數(shù)目和類型： 1 個(gè)單端，雙極
產(chǎn)品目錄頁(yè)面： 780 (CN2011-ZH PDF)
AD9042
Rev. B | Page 13 of 24
THEORY OF OPERATION
The AD9042 analog-to-digital converter (ADC) employs a two-
stage subrange architecture. This design approach ensures
12-bit accuracy, without the need for laser trim, at low power.
As shown in Figure 1, the 1 V p-p single-ended analog input,
centered at 2.4 V, drives a single-input to differential-output
amplifier, A1. The output of A1 drives the first track-and-hold,
TH1. The high state of the ENCODE pulse places TH1 in hold
mode. The held value of TH1 is applied to the input of the 6-bit
coarse ADC. The digital output of the coarse ADC drives a 6-bit
DAC; the DAC is 12 bits accurate. The output of the 6-bit DAC
is subtracted from the delayed analog signal at the input to TH3
to generate a residue signal. TH2 is used as an analog pipeline
to null out the digital delay of the coarse ADC.
The residue signal is passed to TH3 on a subsequent clock cycle
where the signal is amplified by the residue amplifier, A2, and
converted to a digital word by the 7-bit residue ADC. One bit of
overlap is used to accommodate any linearity errors in the
coarse ADC.
The 6-bit coarse ADC word and 7-bit residue word are added
together and corrected in the digital error correction logic to
generate the output word. The result is a 12-bit parallel digital
word, which is CMOS-compatible, coded as twos complement.
ENCODING THE AD9042
The AD9042 is designed to interface with TTL and CMOS logic
families. The source used to drive the ENCODE pin(s) must be
clean and free from jitter. Sources with excessive jitter limit SNR
(see Equation 1 in the Noise Floor and SNR section).
0.01F
TTL OR CMOS
SOURCE
ENCODE
AD9042
ENCODE
0
05
54
-0
31
Figure 25. Single-Ended TTL/CMOS Encode
The AD9042 encode inputs are connected to a differential input
stage (see Figure 21 in the Equivalent Circuits section). With no
input connected to either the ENCODE or input, the voltage
dividers bias the inputs to 1.6 V. For TTL or CMOS usage, the
encode source should be connected to ENCODE. ENCODE
should be decoupled using a low inductance or microwave chip
capacitor to ground. Devices such as the AVX 05085C103MA15, a
0.01 μF capacitor, work well.
If a logic threshold other than the nominal 1.6 V is required, the
following equations show how to use an external resistor, Rx, to
raise or lower the trip point (see Figure 21; R1 = 17 kΩ, R2 = 8 kΩ).
To lower the logic threshold, use the following equation:
X
R
V
2
1
2
1
2
1
5
+
=
0.01F
ENCODE
SOURCE
ENCODE
AD9042
RX
VL
5V
R1
R2
0
055
4-
0
32
Figure 26. Lower Logic Threshold for Encode
To raise the logic threshold, use the following equation:
X
R
V
+
=
1
2
1
5
0.01F
ENCODE
SOURCE
ENCODE
AD9042
RX
VL
5V
AVCC
R1
R2
00
554
-03
3
Figure 27. Raise Logic Threshold for Encode
Although the single-ended encode works well for many
applications, driving the encode differentially provides increased
performance. Depending on circuit layout and system noise, a
1 dB to 3 dB improvement in SNR can be realized. It is not
recommended that differential TTL logic be used, however,
because most TTL families that support complementary
outputs are not delay or slew rate matched. Instead, it is
recommended that the encode signal be ac-coupled into the
ENCODE and ENCODE pins.
The simplest option is shown in Figure 28. The low jitter TTL
signal is coupled with a limiting resistor, typically 100 Ω, to the
primary side of an RF transformer (these transformers are
inexpensive and readily available; part number in Figure 28 is
from Mini-Circuits). The secondary side is connected to the
ENCODE and ENCODE pins of the converter. Because both
encode inputs are self-biased, no additional components are
required.
TTL
ENCODE
AD9042
100
T1-1T
0
055
4-
0
34
Figure 28. TTL Source Differential Encode
相關(guān)PDF資料
PDF描述
AD9051BRSRL-2V IC ADC 10BIT 60MSPS 28-SSOP
AD9054ABSTZ-200 IC ADC 8BIT 200MSPS 44-LQFP
AD9057BRS-RL40 IC ADC 8BIT 40MSPS 20-SSOP T/R
AD9058AKD IC ADC 8BIT DUAL 50MSPS 48-CDIP
AD9059BRS IC ADC 8BIT DUAL 60MSPS 28-SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9042BD 制造商:Analog Devices 功能描述:- Bulk
AD9042CHIPS 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 41 MSPS Monolithic A/D Converter
AD9042D 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 41 MSPS Monolithic A/D Converter
AD9042D/PCB 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 41 MSPS Monolithic A/D Converter
AD9042DPCB 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 41 MSPS Monolithic A/D Converter
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*