- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1985 > AD9117BCPZRL7 (Analog Devices Inc)IC DAC DUAL 14BIT LO PWR 40LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9117BCPZRL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 26/52頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC DUAL 14BIT LO PWR 40LFCSP |
| 產(chǎn)品培訓模塊： | Data Converter Fundamentals DAC Architectures |
| 設計資源： | High CMRR Circuit for Converting Wideband Complementary DAC Outputs to Single-Ended Without Precision Resistors (CN0142) |
| 標準包裝： | 750 |
| 系列： | TxDAC® |
| 位數(shù)： | 14 |
| 數(shù)據(jù)接口： | 串行 |
| 轉換器數(shù)目： | 2 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 232mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 40-VFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 40-LFCSP-VQ（6x6） |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 4 電流，單極 |
| 采樣率（每秒）： | 125M |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
AD9114/AD9115/AD9116/AD9117
Data Sheet
Rev. C | Page 32 of 52
THEORY OF OPERATION
I DAC
Q DAC
AUX1DAC
AUX2DAC
BAND
GAP
CLOCK
DIST
10k
QRSET
2k
IRSET
2k
IREF
100A
IRCM
60 TO
260
QRCM
60 TO
260
62.5
SPI
INTERFACE
1 INTO 2
INTERLEAVED
DATA
INTERFACE
I DATA
Q DATA
1.8V
LDO
1V
AD9117
RLIN
IOUTN
IOUTP
RLIP
AVDD
AVSS
RLQP
QOUTP
QOUTN
RLQN
DB11
DB10
DB9
DB8
DVDDIO
DVSS
DVDD
DB7
DB6
DB5
DB12
DB13
(
M
S
B)
CS
/P
W
RDN
S
D
IO/FOR
M
A
T
S
CL
K/
CL
KM
D
R
ESET
/PI
N
MD
R
E
FIO
F
S
ADJQ
/AUX
Q
F
S
ADJI
/AUX
I
CM
L
I
DB4
DB3
DB2
DB1
(L
S
B)
DB0
DCL
KI
O
CV
DD
CL
KI
N
C
VSS
CM
L
Q
07466-
050
Figure 84. Simplified Block Diagram
Figure 84 shows a simplified block diagram of the AD9114/
AD9115/AD9116/AD9117 that consists of two DACs, digital
control logic, and a full-scale output current control. Each DAC
contains a PMOS current source array capable of providing a
maximum of 20 mA. The arrays are divided into 31 equal currents
that make up the five most significant bits (MSBs). The next four
bits, or middle bits, consist of 15 equal current sources whose
value is 1/16 of an MSB current source. The remaining LSBs are
binary weighted fractions of the current sources of the middle
bits. Implementing the middle and lower bits with current sources,
instead of an R-2R ladder, enhances its dynamic performance for
multitone or low amplitude signals and helps maintain the high
output impedance of the main DACs (that is, >200 MΩ).
The current sources are switched to one or the other of the two
output nodes (IOUTP or IOUTN) via PMOS differential current
switches. The switches are based on the architecture that was
pioneered in the AD976x family, with further refinements to
reduce distortion contributed by the switching transient. This
switch architecture also reduces various timing errors and provides
matching complementary drive signals to the inputs of the
differential current switches.
The analog and digital I/O sections of the AD9114/AD9115/
AD9116/AD9117 have separate power supply inputs (AVDD and
DVDDIO) that can operate independently over a 1.8 V to 3.3 V
range. The core digital section requires 1.8 V. An optional on-chip
LDO is provided for DVDDIO supplies greater than 1.8 V, or the
1.8 V can be supplied directly through DVDD. A 1.0 F bypass
capacitor at DVDD (Pin 7) is required when using the LDO.
The core is capable of operating at a rate of up to 125 MSPS. It
consists of edge-triggered latches and the segment decoding logic
circuitry. The analog section includes PMOS current sources,
associated differential switches, a 1.0 V band gap voltage
reference, and a reference control amplifier.
Each DAC full-scale output current is regulated by the reference
control amplifier and can be set from 4 mA to 20 mA via an external
resistor, xRSET, connected to its full-scale adjust pin (FSADJx).
The external resistor, in combination with both the reference control
amplifier and voltage reference, VREFIO, sets the reference current,
IxREF, which is replicated to the segmented current sources with the
proper scaling factor. The full-scale current, IxOUTFS, is 32 × IxREF.
Optional on-chip xRSET resistors are provided that can be pro-
grammed between a nominal value of 1.6 kΩ to 8 kΩ (20 mA to
4 mA IxOUTFS, respectively).
The AD9114/AD9115/AD9116/AD9117 provide the option of
setting the output common mode to a value other than AGND via
the output common-mode pin (CMLI and CMLQ). This facilitates
directly interfacing the output of the AD9114/AD9115/AD9116/
AD9117 to components that require common-mode levels greater
than 0 V.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9148BBPZRL | IC DAC 16BIT SPI/SRL 196BGA |
| AD9200ARS | IC ADC CMOS 10BIT 20MSPS 28-SSOP |
| AD9201ARS | IC ADC CMOS 10BIT DUAL 28-SSOP |
| AD9203ARU | IC ADC 10BIT 40MSPS 3V 28-TSSOP |
| AD9204BCPZRL7-80 | IC ADC 10BIT 80MSPS 64LFCSP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9117-DPG2-EBZ | 功能描述:IC DAC DUAL 14BIT LO PWR 40LFCSP RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉換器 (DAC) 系列:TxDAC® 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| AD9117-EBZ | 制造商:Analog Devices 功能描述:EVAL BD FOR AD9117, DUAL, 8-/10-/12-/14BIT LOW PWR DGTL-TO-A - Boxed Product (Development Kits) |
| AD9119 | 制造商:AD 制造商全稱:Analog Devices 功能描述:11-/14-Bit, 5.6 GSPS, RF Digital-to-Analog Converter |
| AD91191Z | 制造商:Analog Devices 功能描述: 制造商:Analog Devices 功能描述:450MHZ SHARC PROCESSOR W/5 MBITS RAM - Trays |
| AD9119BBCZ | 功能描述:數(shù)模轉換器- DAC IC 11b 5.6 GSPS DAC (AdjRate: 2.8GSPS) RoHS:否 制造商:Texas Instruments 轉換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。