- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1985 > AD9117BCPZRL7 (Analog Devices Inc)IC DAC DUAL 14BIT LO PWR 40LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9117BCPZRL7 |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 32/52頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC DUAL 14BIT LO PWR 40LFCSP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 設(shè)計(jì)資源： | High CMRR Circuit for Converting Wideband Complementary DAC Outputs to Single-Ended Without Precision Resistors (CN0142) |
| 標(biāo)準(zhǔn)包裝： | 750 |
| 系列： | TxDAC® |
| 位數(shù)： | 14 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 232mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 40-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 40-LFCSP-VQ（6x6） |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 4 電流，單極 |
| 采樣率（每秒）： | 125M |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)當(dāng)前第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)
AD9114/AD9115/AD9116/AD9117
Data Sheet
Rev. C | Page 38 of 52
Register
Address
Bit
Name
Description
AUXDAC I
0x0B
7:0
IAUXDAC[7:0]
AUXDAC I output voltage adjustment word LSBs.
0x3FF: sets AUXDAC I output to full scale.
0x200: sets AUXDAC I output to midscale.
0x000 (default): sets AUXDAC I output to bottom of scale.
AUX CTLI
0x0C
7
IAUXEN
0 (default): AUXDAC I output disabled.
1: enables AUXDAC I output.
6:5
IAUXRNG[1:0]
00 (default): sets AUXDAC I output voltage range to 2 V.
01: sets AUXDAC I output voltage range to 1.5 V.
10: sets AUXDAC I output voltage range to 1.0 V.
11: sets AUXDAC I output voltage range to 0.5 V.
4:2
IAUXOFS[2:0]
000 (default): sets AUXDAC I top of range to 1.0 V.
001: sets AUXDAC I top of range to 1.5 V.
010: sets AUXDAC I top of range to 2.0 V.
011: sets AUXDAC I top of range to 2.5 V.
100: sets AUXDAC I top of range to 2.9 V.
1:0
IAUXDAC[9:8]
AUX DAC I output voltage adjustment word MSBs (default = 00).
Reference
Resistor
0x0D
5:0
RREF[5:0]
Permits an adjustment of the on-chip reference voltage and output at REFIO (see
Figure 97) twos complement.
000000 (default): sets the value of RREF to 10 k, VREF = 1.0 V.
011111: sets the value of RREF to 12 k, VREF = 1.2 V.
100000: sets the value of RREF to 8 k, VREF = 0.8 V.
111111: sets the value of RREF to 10 k, VREF = 1.0 V.
Cal Control
0x0E
7
PRELDQ
0 (default): preloads Q DAC calibration reference set to 32.
1: preloads Q DAC calibration reference set by user (Cal Address 1).
6
PRELDI
0 (default): preloads I DAC calibration reference set to 32.
1: preloads I DAC calibration reference set by user (Cal Address 1).
5
CALSELQ
0 (default): Q DAC self-calibration done.
1: selects Q DAC self-calibration.
4
CALSELI
0 (default): I DAC self-calibration done.
1: selects I DAC self-calibration.
3
CALCLK
0 (default): calibration clock disabled.
1: calibrates clock enabled.
2:0
DIVSEL[2:0]
Calibration clock divide ratio from DAC clock rate.
000 (default): divide by 256.
001: divide by 128.
…
110: divide by 4.
111: divide by 2.
Cal Memory
0x0F
7
CALSTATQ
0 (default): Q DAC calibration in progress.
1: calibration of Q DAC complete.
6
CALSTATI
0 (default): I DAC calibration in progress.
1: calibration of I DAC complete.
3:2
CALMEMQ[1:0]
Status of Q DAC calibration memory.
00 (default): uncalibrated.
01: self-calibrated.
10: user-calibrated.
1:0
CALMEMI[1:0]
Status of I DAC calibration memory.
00 (default): uncalibrated.
01: self-calibrated.
10: user-calibrated.
Memory Address
0x10
5:0
MEMADDR[5:0]
Address of static memory to be accessed.
Memory Data
0x11
5:0
MEMDATA[5:0]
Data for static memory access.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9148BBPZRL | IC DAC 16BIT SPI/SRL 196BGA |
| AD9200ARS | IC ADC CMOS 10BIT 20MSPS 28-SSOP |
| AD9201ARS | IC ADC CMOS 10BIT DUAL 28-SSOP |
| AD9203ARU | IC ADC 10BIT 40MSPS 3V 28-TSSOP |
| AD9204BCPZRL7-80 | IC ADC 10BIT 80MSPS 64LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9117-DPG2-EBZ | 功能描述:IC DAC DUAL 14BIT LO PWR 40LFCSP RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:TxDAC® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| AD9117-EBZ | 制造商:Analog Devices 功能描述:EVAL BD FOR AD9117, DUAL, 8-/10-/12-/14BIT LOW PWR DGTL-TO-A - Boxed Product (Development Kits) |
| AD9119 | 制造商:AD 制造商全稱:Analog Devices 功能描述:11-/14-Bit, 5.6 GSPS, RF Digital-to-Analog Converter |
| AD91191Z | 制造商:Analog Devices 功能描述: 制造商:Analog Devices 功能描述:450MHZ SHARC PROCESSOR W/5 MBITS RAM - Trays |
| AD9119BBCZ | 功能描述:數(shù)模轉(zhuǎn)換器- DAC IC 11b 5.6 GSPS DAC (AdjRate: 2.8GSPS) RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。