- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17059 > AD9148-M5375-EBZ (Analog Devices Inc)BOARD EVAL FOR AD9149, ADL5375 PDF資料下載
參數(shù)資料
| 型號： | AD9148-M5375-EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 37/72頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD9149, ADL5375 |
| 設(shè)計(jì)資源： | AD9148-M5375-EBZ Schematic AD9148-M5375-EBZ BOM AD9148-M5375-EBZ Gerber Files |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
AD9148
Data Sheet
Rev. B | Page 42 of 72
FIFO OPERATION
DAC1
AND
DAC2
32
32 BITS
÷INT
DCIA
DCIB
DACCLK
DATA
PORT A
DATA
PORT B
DATA
PATHS
DATA
ASSEMBLER
INPUT
LATCH
DATA
ASSEMBLER
INPUT
LATCH
REG 0
REG 1
REG 2
REG 3
REG 4
REG 5
REG 6
REG 7
REG 0
REG 1
REG 2
REG 3
REG 4
REG 5
REG 6
REG 7
32
DAC3
AND
DAC4
32
DATA
PATHS
32
WRITE PTR
RESET
WRITE PTR
RESET
READ
PTR
RESET
SYNC
LOGIC
FIFO RATE/
DATA RATE
FI
F
O
A
O
F
S
[2:
0]
FI
F
O
B
OF
S
[2
:0
]
32 BITS
FRAMEB
FRAMEA
LOGIC
RE
AD
P
O
IN
T
E
R
A
R
E
AD
P
O
INT
E
R
B
32
INTERFACE
MODE
ONE
DCI
WRITE PTR B
WRITE PTR A
08
91
0-
049
Figure 50. Block Diagram of FIFO
The AD9148 contains two 32-bit wide, 8-word deep FIFOs (one
per dual DAC) designed to relax the timing relationship between
the data arriving at the DAC input ports and the internal DAC
data rate clock. The FIFOs can also be used to provide an adjustable
pipeline delay between the DCIx clocks and the DACCLK allowing
realignment of data input in a multichip system. This significantly
increases the timing budget of the interface.
Figure 50 shows the block diagram of the datapath through the
FIFO. The data is latched into the device, is formatted, and is then
written into the FIFO register determined by the FIFO write
pointer. The value of the write pointer is incremented every time a
new word is loaded into the FIFO. Meanwhile, data is read from
the FIFO register determined by the read pointer and fed into
the digital datapath. The value of the read pointer is updated
every time data is read into the datapath from the FIFO. This
happens at the data rate, that is, the DACCLK rate divided by
the interpolation ratio. The difference between the write and
read pointers represents the FIFO pipeline delay and is
important to take into account when understanding the overall
pipeline delay of the AD9148.
In single-port and byte interface modes, the incoming digital data is
sampled at twice the data rate (DCIA). The data is then assembled
based on the interface mode. At the output of the data assembler
block, the data samples for DAC 1 and DAC 2 are written to FIFO A
and the data samples for DAC 3 and DAC 4 are written to FIFO B
at the data rate.
Valid data is transmitted through the FIFO as long as the FIFO
does not overflow or become empty. An overflow or empty
condition of the FIFO is the same as the write pointer and the
read pointer being equal. When both pointers are equal, an attempt
is made to read and write a single FIFO register simultaneously.
This simultaneous register access leads to unreliable data transfer
through the FIFO and must be avoided.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPB2G181MRD6 | CAP ALUM 180UF 400V 20% RADIAL |
| VE-B64-EY | CONVERTER MOD DC/DC 48V 50W |
| AD9148-M5372-EBZ | BOARD EVAL FOR AD9149, ADL5372 |
| AD9737A-EBZ | BOARD EVAL FOR AD9737A |
| MIC2026-1YM | IC DISTRIBUTION SW DUAL 8-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9152BCPZ | 功能描述:16 Bit Digital to Analog Converter 2 56-LFCSP-WQ (8x8) 制造商:analog devices inc. 系列:TxDAC+? 包裝:托盤 零件狀態(tài):有效 位數(shù):16 數(shù)模轉(zhuǎn)換器數(shù):2 建立時(shí)間:- 輸出類型:Current - Unbuffered 差分輸出:是 數(shù)據(jù)接口:JESD204B 參考類型:內(nèi)部 電壓 - 電源，模擬:3.13 V ~ 3.47 V 電壓 - 電源，數(shù)字:1.14 V ~ 1.26 V INL/DNL（LSB）:±10，±5 架構(gòu):電流源 工作溫度:-40°C ~ 85°C 封裝/外殼:56-WFQFN 裸焊盤，CSP 供應(yīng)商器件封裝:56-LFCSP-WQ（8x8） 標(biāo)準(zhǔn)包裝:1 |
| AD9152BCPZRL | 功能描述:16 Bit Digital to Analog Converter 2 56-LFCSP-WQ (8x8) 制造商:analog devices inc. 系列:TxDAC+? 包裝:帶卷（TR） 零件狀態(tài):有效 位數(shù):16 數(shù)模轉(zhuǎn)換器數(shù):2 建立時(shí)間:- 輸出類型:Current - Unbuffered 差分輸出:是 數(shù)據(jù)接口:JESD204B 參考類型:內(nèi)部 電壓 - 電源，模擬:3.13 V ~ 3.47 V 電壓 - 電源，數(shù)字:1.14 V ~ 1.26 V INL/DNL（LSB）:±10，±5 架構(gòu):電流源 工作溫度:-40°C ~ 85°C 封裝/外殼:56-WFQFN 裸焊盤，CSP 供應(yīng)商器件封裝:56-LFCSP-WQ（8x8） 標(biāo)準(zhǔn)包裝:2,500 |
| AD9152-EBZ | 功能描述:AD9152 TxDAC+? Series 16 Bit 2.25G Samples Per Second Digital to Analog Converter (DAC) Evaluation Board 制造商:analog devices inc. 系列:TxDAC+? 零件狀態(tài):有效 DAC 數(shù):2 位數(shù):16 采樣率（每秒）:2.25G 數(shù)據(jù)接口:SPI 建立時(shí)間:- DAC 類型:電流 工作溫度:-40°C ~ 85°C 所含物品:板，線纜 使用的 IC/零件:AD9152 標(biāo)準(zhǔn)包裝:1 |
| AD9152-FMC-EBZ | 功能描述:AD9152 TxDAC+? Series 16 Bit 2.25G Samples Per Second Digital to Analog Converter (DAC) Evaluation Board 制造商:analog devices inc. 系列:TxDAC+? 零件狀態(tài):有效 DAC 數(shù):2 位數(shù):16 采樣率（每秒）:2.25G 數(shù)據(jù)接口:SPI 建立時(shí)間:- DAC 類型:電流 工作溫度:-40°C ~ 85°C 所含物品:板，線纜 使用的 IC/零件:AD9152 標(biāo)準(zhǔn)包裝:1 |
| AD9152-M6720-EBZ | 功能描述:AD9152 TxDAC+? Series 16 Bit 2.25G Samples Per Second Digital to Analog Converter (DAC) Evaluation Board 制造商:analog devices inc. 系列:TxDAC+? 零件狀態(tài):有效 DAC 數(shù):2 位數(shù):16 采樣率（每秒）:2.25G 數(shù)據(jù)接口:SPI 建立時(shí)間:- DAC 類型:電流 工作溫度:-40°C ~ 85°C 所含物品:板 使用的 IC/零件:AD9152 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。