- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10525 > AD9233BCPZ-105 (Analog Devices Inc)IC ADC 12BIT 105MSPS 48-LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9233BCPZ-105 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 7/44頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT 105MSPS 48-LFCSP |
| 標準包裝： | 1 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 105M |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉換器數(shù)目： | 1 |
| 功率耗散（最大）： | 350mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-VFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 48-LFCSP-VQ（7x7） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 2 個單端，單極；1 個差分，單極 |
| 配用： | AD9233-125EBZ-ND - BOARD EVALUATION FOR AD9233 |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD9233
Rev. A | Page 15 of 44
THEORY OF OPERATION
The AD9233 architecture consists of a front-end SHA followed
by a pipelined switched capacitor ADC. The quantized outputs
from each stage are combined into a final 12-bit result in the
digital correction logic. The pipelined architecture permits the
first stage to operate on a new input sample, while the
remaining stages operate on preceding samples. Sampling
occurs on the rising edge of the clock.
Each stage of the pipeline, excluding the last, consists of a low
resolution flash ADC connected to a switched capacitor DAC
and interstage residue amplifier (MDAC). The residue amplifier
magnifies the difference between the reconstructed DAC output
and the flash input for the next stage in the pipeline. One bit of
redundancy is used in each stage to facilitate digital correction
of flash errors. The last stage simply consists of a flash ADC.
The input stage contains a differential SHA that can be ac- or
dc-coupled in differential or single-ended modes. The output-
staging block aligns the data, carries out the error correction,
and passes the data to the output buffers. The output buffers are
powered from a separate supply, allowing adjustment of the
output voltage swing. During power-down, the output buffers
proceed into a high impedance state.
ANALOG INPUT CONSIDERATIONS
The analog input to the AD9233 is a differential switched
capacitor SHA that has been designed for optimum
performance while processing a differential input signal.
The clock signal alternately switches the SHA between sample
mode and hold mode (see Figure 36). When the SHA is
switched into sample mode, the signal source must be capable
of charging the sample capacitors and settling within one-half
of a clock cycle. A small resistor in series with each input can
help reduce the peak transient current required from the output
stage of the driving source.
A shunt capacitor can be placed across the inputs to provide
dynamic charging currents. This passive network creates a low-
pass filter at the ADC input; therefore, the precise values are
dependant upon the application.
In IF undersampling applications, any shunt capacitors should
be reduced. In combination with the driving source impedance,
these capacitors limit the input bandwidth. See Application
Notes AN-742, Frequency Domain Response of Switched-
Capacitor ADCs, and AN-827, A Resonant Approach To
Interfacing Amplifiers to Switched-Capacitor ADCs, and the
Analog Dialogue article, “Transformer-Coupled Front-End for
Wideband A/D Converters”, for more information.
VIN+
VIN–
CPIN, PAR
CS
CH
H
S
05
49
2-
0
37
Figure 36. Switched-Capacitor SHA Input
For best dynamic performance, the source impedances driving
VIN+ and VIN should match such that common-mode
settling errors are symmetrical. These errors are reduced by the
common-mode rejection of the ADC.
An internal differential reference buffer creates two reference
voltages used to define the input span of the ADC core. The
span of the ADC core is set by the buffer to be 2 × VREF. The
reference voltages are not available to the user. Two bypass
points, REFT and REFB, are brought out for decoupling to
reduce the noise contributed by the internal reference buffer. It
is recommended that REFT be decoupled to REFB by a 0.1 μF
capacitor, as described in the Layout Considerations section.
Input Common Mode
The analog inputs of the AD9233 are not internally dc-biased.
In ac-coupled applications, the user must provide this bias
externally. Setting the device such that VCM = 0.55 × AVDD is
recommended for optimum performance; however, the device
functions over a wider range with reasonable performance (see
Figure 32). An on-board common-mode voltage reference is
included in the design and is available from the CML pin.
Optimum performance is achieved when the common-mode
voltage of the analog input is set by the CML pin voltage
(typically 0.55 × AVDD). The CML pin must be decoupled to
ground by a 0.1 μF capacitor, as described in the Layout
Considerations section.
Differential Input Configurations
Optimum performance is achieved by driving the AD9233 in a
differential input configuration. For baseband applications, the
AD8138 differential driver provides excellent performance and
a flexible interface to the ADC. The output common-mode
voltage of the AD8138 is easily set with the CML pin of the
AD9233 (see Figure 37), and the driver can be configured
in a Sallen-Key filter topology to provide band limiting of the
input signal.
相關PDF資料 |
PDF描述 |
|---|---|
| VI-J5N-MW-F3 | CONVERTER MOD DC/DC 18.5V 100W |
| EXP-0911/04/S | CONN PLUG 4POS IP68 W/SOCKETS |
| VI-J5N-MW-F1 | CONVERTER MOD DC/DC 18.5V 100W |
| 97-3108B-18-12S | CONN PLUG RT ANG 6POS W/SOCKETS |
| LTC2265CUJ-12#PBF | IC ADC 12BIT SER/PAR 65M 40-QFN |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9233BCPZ-125 | 功能描述:IC ADC 12BIT 80/105/125 48-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端，單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| AD9233BCPZ-80 | 功能描述:IC ADC 12BIT 80MSPS 48-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD9233BCPZRL7-105 | 功能描述:IC ADC 12BIT 105MSPS 48-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD9233BCPZRL7-125 | 功能描述:IC ADC 12BIT 125MSPS 48-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD9233BCPZRL7-80 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Analog-to-Digital Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復。