參數(shù)資料
型號(hào): AD9257BCPZ-65
廠商: Analog Devices Inc
文件頁(yè)數(shù): 30/40頁(yè)
文件大?。?/td> 0K
描述: IC ADC 14BIT SRL 65MSPS 64LFCSP
標(biāo)準(zhǔn)包裝: 1
位數(shù): 14
采樣率(每秒): 65M
數(shù)據(jù)接口: 串行,SPI?
轉(zhuǎn)換器數(shù)目: 8
功率耗散(最大): 547mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 64-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 64-LFCSP-VQ(9x9)
包裝: 托盤
輸入數(shù)目和類型: 8 個(gè)差分
AD9257
Data Sheet
Rev. A | Page 36 of 40
APPLICATIONS INFORMATION
DESIGN GUIDELINES
Before starting design and layout of the AD9257 as a system,
it is recommended that the designer become familiar with these
guidelines, which describes the special circuit connections and
layout requirements that are needed for certain pins.
POWER AND GROUND RECOMMENDATIONS
When connecting power to the AD9257, it is recommended that
two separate 1.8 V supplies be used. Use one supply for analog
(AVDD); use a separate supply for the digital outputs
(DRVDD). For both AVDD and DRVDD, several different
decoupling capacitors should be used to cover both high and
low frequencies. Place these capacitors close to the point of
entry at the PCB level and close to the pins of the part, with
minimal trace length.
A single PCB ground plane should be sufficient when using the
AD9257. With proper decoupling and smart partitioning of the
PCB analog, digital, and clock sections, optimum performance
is easily achieved.
CLOCK STABILITY CONSIDERATIONS
When powered on, the AD9257 goes into an initialization phase
where an internal state machine sets up the biases and the
registers for proper operation. During the initialization process,
the AD9257 needs a stable clock. If the ADC clock source is not
present or not stable during ADC power-up, it will disrupt the
state machine and cause the ADC to start up in an unknown
state. To correct this, an initialization sequence needs to be
re-invoked after the ADC clock is stable. This is done by issuing
a digital reset via Register 0x08. In the default configuration
(internal VREF, ac-coupled input) where VREF and VCM are
supplied by the ADC itself, a stable clock during power-up is
sufficient. In the case where VREF and/or VCM are supplied by
an external source, these too should be stable at power up;
otherwise, a subsequent digital reset via Register 0x08 will
be needed. The pseudo-code sequence for a digital reset is
as follows:
SPI_Write (0x08, 0x03); # Digital Reset
SPI_Write (0x08, 0x00); # Normal Operation
EXPOSED PAD THERMAL HEAT SLUG
RECOMMENDATIONS
It is required that the exposed pad on the underside of the ADC be
connected to analog ground (AGND) to achieve the best electrical
and thermal performance of the AD9257. An exposed continuous
copper plane on the PCB should mate to the AD9257 exposed
pad, Pin 0. The copper plane should have several vias to achieve
the lowest possible resistive thermal path for heat dissipation to
flow through the bottom of the PCB. These vias should be
solder-filled or plugged.
To maximize the coverage and adhesion between the ADC and
PCB, partition the continuous copper plane by overlaying a silk-
screen on the PCB into several uniform sections. This provides
several tie points between the ADC and PCB during the reflow
process, whereas using one continuous plane with no partitions
guarantees only one tie point. For detailed information on
packaging and the PCB layout of chip scale packages, see the
AN-772 Application Note, A Design and Manufacturing Guide for
the Lead Frame Chip Scale Package (LFCSP), at www.analog.com.
VCM
The VCM pin should be decoupled to ground with a 0.1 μF
capacitor.
REFERENCE DECOUPLING
The VREF pin should be externally decoupled to ground with a
low ESR, 1.0 μF capacitor in parallel with a low ESR, 0.1 μF
ceramic capacitor.
SPI PORT
The SPI port should not be active during periods when the full
dynamic performance of the converter is required. Because the
SCLK, CSB, and SDIO signals are typically asynchronous to the
ADC clock, noise from these signals can degrade converter
performance. If the on-board SPI bus is used for other devices,
it may be necessary to provide buffers between this bus and the
AD9257 to keep these signals from transitioning at the con-
verter inputs during critical sampling periods.
相關(guān)PDF資料
PDF描述
AD9258BCPZ-125 IC ADC 14BIT 125MSPS DL 64LFCSP
AD9259ABCPZRL7-50 IC ADC 14BIT SRL 50MSPS 48LFCSP
AD9260ASZRL IC ADC 16BIT 2.5MHZ 44MQFP
AD9262BCPZ-10 IC ADC 16BIT 10MHZ 64LFCSP
AD9266BCPZRL7-20 IC ADC 16BIT 20MSPS 32LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9257BCPZRL7-40 功能描述:IC ADC 14BIT SRL 40MSPS 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端,雙極
AD9257BCPZRL7-65 功能描述:IC ADC 14BIT SRL 65MSPS 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 位數(shù):12 采樣率(每秒):1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP(7x7) 包裝:管件 輸入數(shù)目和類型:2 個(gè)單端,單極
AD9257TCPZ-65-EP 功能描述:14 Bit Analog to Digital Converter 8 Input 8 Pipelined 64-LFCSP-WQ (9x9) 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):有效 位數(shù):14 采樣率(每秒):65M 輸入數(shù):8 輸入類型:差分 數(shù)據(jù)接口:LVDS - 串行 配置:S/H-ADC 無(wú)線電 - S/H:ADC:1:1 A/D 轉(zhuǎn)換器數(shù):8 架構(gòu):管線 參考類型:內(nèi)部 電壓 - 電源,模擬:1.7 V ~ 1.9 V 電壓 - 電源,數(shù)字:1.7 V ~ 1.9 V 特性:同步采樣 工作溫度:-55°C ~ 125°C 封裝/外殼:64-WFQFN 裸露焊盤 供應(yīng)商器件封裝:64-LFCSP-WQ(9x9) 標(biāo)準(zhǔn)包裝:1
AD9258 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC)
AD9258-105EBZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC)