- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1986 > AD9262BCPZ-10 (Analog Devices Inc)IC ADC 16BIT 10MHZ 64LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9262BCPZ-10 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 11/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT 10MHZ 64LFCSP |
| 設(shè)計資源： | Interfacing ADL5382 to AD9262 as an RF-to-Bits Solution (CN0062) |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 160M |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 762mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 64-LFCSP-VQ（9x9） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 2 個單端，雙極；1 個差分，單極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD9262
Rev. A | Page 19 of 32
Internal PLL Clock Distribution
The alternative clocking option available on the AD9262 is to apply
a low frequency reference clock and use the on-chip clock multip-
lier to generate the high frequency fMOD rate. The internal clock
architecture is shown in Figure 53.
PHASE
DETECTOR
DIVIDER
PLL MULT
0x0A[5:0]
CLK+/CLK–
MODULATOR
CLOCK
640MSPS
PLLENABLE
0x09[2]
LOOP
FILTER
VCO
PLL
÷2
07
77
2-
04
9
÷N
Figure 53. Internal Clock Architecture
The clock multiplication circuit operates such that the VCO
outputs a frequency, fVCO, equal to the reference clock input
multiplied by N.
fVCO = (CLK±) × (N)
where N is the PLL multiplication (PLLMULT) factor.
The Σ-Δ modulator clock frequency, fMOD, is equal to
fMOD = fVCO ÷ 2
The reference clock, CLK±, is limited to 30 MHz to 160 MHz
when configured to use the on-chip clock multiplier. Given the
input range of the reference clock and the available multiplication
factors, the fVCO is approximately 1280 MHz. This results in the
desired fMOD rate of 640 MHz with a 50% duty cycle.
Before the PLL enable register bit (PLLENABLE) is set, the PLL
multiplication factor should be programmed into Register
0x0A[5:0]. After setting the PLLENABLE bit, the PLL locks and
reports a locked state in Register 0x0A[7]. If the PLL multiplica-
tion factor is changed, the PLL enable bit should be reset and set
again. Some common clock multiplication factors are shown in
The recommended sequence for enabling and programming the
on-chip clock multiplier is shown in Table 9.
Table 9. Sequence for Enabling and Programming the PLL
Step
Procedure
1
Apply a reference clock to the CLK± pins.
2
Program the PLL multiplication factor in
Register 0x0A[5:0]. See Table 10.
3
Enable the PLL; Register 0x09 = 04 (decimal).
4
Enable PLL autoband select.
5
Initiate an SRC reset; Register 0x101[5:0] = 0.
6
Set SRC to desired value via Register 0x101[5:0].
PLL Autoband Select
The PLL VCO has a wide operating range that is covered by
overlapping frequency bands. For any desired VCO output
frequency, there are multiple valid PLL band select values. The
AD9262 possesses an automatic PLL band select feature on chip
that determines the optimal PLL band setting. This feature can
be enabled by writing to Register 0x0A[6]and is the recommended
configuration with the PLL clocking option. When the device is
taken out of sleep or standby mode, Register 0x0A[6] must be
toggled to reinitiate the autoband detect. See Table 9 for informa-
tion about enabling the autoband select along with configuring
the PLL.
Table 10. PLL Multiplication Factors
0x0A[5:0]
PLLMULT (N)
0x0A[5:0]
PLLMULT (N)
1
8
33
32
2
8
34
3
8
35
34
4
8
36
34
5
8
37
34
6
8
38
34
7
8
39
34
8
40
34
9
41
34
10
42
11
10
43
42
12
44
42
13
12
45
42
14
46
42
15
47
42
16
48
42
17
49
42
18
50
42
19
18
51
42
20
52
42
21
53
42
22
21
54
42
23
21
55
42
24
56
42
25
57
42
26
25
58
42
27
25
59
42
28
60
42
29
28
61
42
30
62
42
31
30
63
42
32
64
42
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9266BCPZRL7-20 | IC ADC 16BIT 20MSPS 32LFCSP |
| AD9269BCPZRL7-20 | IC ADC 16BIT 20MSPS DL 64LFCSP |
| AD9271BSVZ-40 | IC ADC OCT 12BIT 40MSPS 100-TQFP |
| AD9280ARSRL | IC ADC 8BIT CMOS 32MSPS 28-SSOP |
| AD9281ARS | IC ADC 8BIT DUAL CMOS 28-SSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9262BCPZ-5 | 功能描述:IC ADC 16BIT 5MHZ 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD9262BCPZRL7 | 功能描述:IC ADC 16BIT 2.5MHZ 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD9262BCPZRL7-10 | 功能描述:IC ADC 16BIT 10MHZ 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD9262BCPZRL7-5 | 功能描述:IC ADC 16BIT 5MHZ 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD9262-EBZ | 制造商:Analog Devices 功能描述:Evaluation Board For AD9262BCPZ 制造商:Analog Devices 功能描述:16 BIT DUAL BANDWIDTH ADC EB - Boxed Product (Development Kits) 制造商:Analog Devices 功能描述:A/D Converter Eval. Board 制造商:Analog Devices 功能描述:A/D Converter Eval. Board; Silicon Manufacturer:Analog Devices; Silicon Core Number:AD9262; Kit Application Type:Data Converter; Application Sub Type:ADC; Kit Contents:Software, Evaluation Board |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。