參數(shù)資料
型號(hào)： AD9287ABCPZ-100
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 11/52頁(yè)
文件大?。?/td> 0K
描述： IC ADC 8BIT SRL 100MSPS 48LFCSP
標(biāo)準(zhǔn)包裝： 1
位數(shù)： 8
采樣率（每秒）： 100M
數(shù)據(jù)接口： 串行，SPI?
轉(zhuǎn)換器數(shù)目： 4
功率耗散（最大）： 562mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 48-VFQFN 裸露焊盤(pán)，CSP
供應(yīng)商設(shè)備封裝： 48-LFCSP-VQ（7x7）
包裝： 托盤(pán)
輸入數(shù)目和類型： 8 個(gè)單端，單極；4 個(gè)差分，單極
Data Sheet
AD9287
Rev. E | Page 19 of 52
THEORY OF OPERATION
The AD9287 architecture consists of a pipelined ADC divided into
three sections: a 4-bit first stage followed by eight 1.5-bit stages and
a final 3-bit flash. Each stage provides sufficient overlap to correct
for flash errors in the preceding stage. The quantized outputs from
each stage are combined into a final 8-bit result in the digital
correction logic. The pipelined architecture permits the first stage
to operate with a new input sample while the remaining stages
operate with preceding samples. Sampling occurs on the rising
edge of the clock.
Each stage of the pipeline, excluding the last, consists of a low
resolution flash ADC connected to a switched-capacitor DAC
and an interstage residue amplifier (for example, a multiplying
digital-to-analog converter (MDAC)). The residue amplifier
magnifies the difference between the reconstructed DAC output
and the flash input for the next stage in the pipeline. One bit of
redundancy is used in each stage to facilitate digital correction of
flash errors. The last stage simply consists of a flash ADC.
The output staging block aligns the data, corrects errors, and
passes the data to the output buffers. The data is then serialized
and aligned to the frame and data clocks.
ANALOG INPUT CONSIDERATIONS
The analog input to the AD9287 is a differential switched-
capacitor circuit designed for processing differential input
signals. The circuit can support a wide common-mode range
while maintaining excellent performance. By using an input
common-mode voltage of midsupply, users can minimize
signal-dependent errors and achieve optimum performance.
S
H
CPAR
CSAMPLE
CPAR
VIN – x
H
S
H
VIN + x
H
05966-
006
Figure 35. Switched-Capacitor Input Circuit
The clock signal alternately switches the input circuit between
sample mode and hold mode (see Figure 35). When the input
circuit is switched to sample mode, the signal source must be
capable of charging the sample capacitors and settling within
one-half of a clock cycle. A small resistor in series with each
input can help reduce the peak transient current injected from
the output stage of the driving source. In addition, low-Q inductors
or ferrite beads can be placed on each leg of the input to reduce
high differential capacitance at the analog inputs and therefore
achieve the maximum bandwidth of the ADC. Such use of low-Q
inductors or ferrite beads is required when driving the converter
front end at high IF frequencies. Either a shunt capacitor or two
single-ended capacitors can be placed on the inputs to provide a
matching passive network. This ultimately creates a low-pass
filter at the input to limit unwanted broadband noise. See the
AN-742 Application Note, the AN-827 Application Note, and the
Analog Dialogue article “Transformer-Coupled Front-End for
Wideband A/D Converters” (Volume 39, April 2005) for more
information at www.analog.com. In general, the precise values
depend on the application.
The analog inputs of the AD9287 are not internally dc-biased.
Therefore, in ac-coupled applications, the user must provide
this bias externally. Setting the device so that VCM = AVDD/2 is
recommended for optimum performance, but the device can
function over a wider range with reasonable performance, as
0
0.2
1.6
ANALOG INPUT COMMON-MODE VOLTAGE (V)
S
NR/
S
F
DR
(
d
B)
90
80
70
60
50
40
30
20
10
0.4
0.6
0.8
1.0
1.2
1.4
fIN = 2.4MHz
fSAMPLE = 100MSPS
SFDR (dBc)
SNR (dB)
05966-
067
Figure 36. SNR/SFDR vs. Common-Mode Voltage,
fIN = 2.4 MHz, fSAMPLE = 100 MSPS
0
0.2
1.6
ANALOG INPUT COMMON-MODE VOLTAGE (V)
S
NR/
S
F
DR
(
d
B)
90
80
70
60
50
40
30
20
10
0.4
0.6
0.8
1.0
1.2
1.4
fIN = 30MHz
fSAMPLE = 100MSPS
SFDR (dBc)
SNR (dB)
05966-
068
Figure 37. SNR/SFDR vs. Common-Mode Voltage,
fIN = 30 MHz, fSAMPLE = 100 MSPS
相關(guān)PDF資料
PDF描述
VI-2NJ-MX-F3 CONVERTER MOD DC/DC 36V 75W
MS27473T22B55PB CONN PLUG 55POS STRAIGHT W/PINS
IDT7202LA15JI IC FIFO ASYNCH 1KX9 15NS 32PLCC
AD7712AR-REEL7 IC ADC 24BIT SGNL CONDTNR 24SOIC
GTC06A-20-27P CONN PLUG 14POS STRAIGHT W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9287ABCPZRL7-100 功能描述:IC ADC 8BIT SRL 100MSPS 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極
AD9287BCPZ-100 制造商:Analog Devices 功能描述:ADC Quad Pipelined 100Msps 8-bit Serial 48-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:IC 8BIT ADC QUAD 100MSPS LFCSP48
AD9287BCPZRL-100 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad, 8-Bit, 100 MSPS Serial LVDS 1.8 V A/D Converter
AD9287BCPZRL7-100 功能描述:IC ADC 8BIT QUAD 100MSPS 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:-
AD9288 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Bit, 40/80/100 MSPS Dual A/D Converter
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*