參數(shù)資料
型號(hào)： AD9287ABCPZ-100
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 19/52頁(yè)
文件大?。?/td> 0K
描述： IC ADC 8BIT SRL 100MSPS 48LFCSP
標(biāo)準(zhǔn)包裝： 1
位數(shù)： 8
采樣率（每秒）： 100M
數(shù)據(jù)接口： 串行，SPI?
轉(zhuǎn)換器數(shù)目： 4
功率耗散（最大）： 562mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 48-VFQFN 裸露焊盤，CSP
供應(yīng)商設(shè)備封裝： 48-LFCSP-VQ（7x7）
包裝： 托盤
輸入數(shù)目和類型： 8 個(gè)單端，單極；4 個(gè)差分，單極
AD9287
Data Sheet
Rev. E | Page 26 of 52
When the SPI is used, the DCO phase can be adjusted in 60°
increments relative to the data edge. This enables the user to refine
system timing margins if required. The default DCO+ and DCO
timing, as shown in Figure 2, is 90° relative to the output data edge.
A 10-, 12-, or 14-bit serial stream can also be initiated from the
SPI. This allows the user to implement and test compatibility with
higher resolution systems. However, when using the 12-bit option,
the data stream stuffs four 0s at the end of the 12-bit serial data
When the SPI is used, all of the data outputs can also be
inverted from their nominal state. This is not to be confused
with inverting the serial stream to an LSB-first mode. In default
mode, as shown in Figure 2, the MSB is first in the data output
serial stream. However, this can be inverted so that the LSB is
first in the data output serial stream (see Figure 4).
There are 12 digital output test pattern options available that
can be initiated through the SPI. This is a useful feature when
validating receiver capture and timing. Refer to Table 9 for the
output bit sequencing options available. Some test patterns have
two serial sequential words and can be alternated in various ways,
depending on the test pattern chosen. Note that some patterns do
not adhere to the data format select option. In addition, custom
user-defined test patterns can be assigned in the 0x19, 0x1A,
0x1B, and 0x1C register addresses. All test mode options except
PN sequence short and PN sequence long can support 8- to 14-bit
word lengths in order to verify data capture to the receiver.
The PN sequence short pattern produces a pseudorandom bit
sequence that repeats itself every 29 1 or 511 bits. A description
of the PN sequence and how it is generated can be found in
Section 5.1 of the ITU-T 0.150 (05/96) standard. The only
difference is that the starting value must be a specific value
instead of all 1s (see Table 10 for the initial values).
The PN sequence long pattern produces a pseudorandom bit
sequence that repeats itself every 223 1 or 8,388,607 bits. A
description of the PN sequence and how it is generated can be
found in Section 5.6 of the ITU-T 0.150 (05/96) standard. The
only differences are that the starting value must be a specific
value instead of all 1s (see Table 10 for the initial values) and the
AD9287 inverts the bit stream with relation to the ITU standard.
Table 10. PN Sequence
Sequence
Initial
Value
First Three Output Samples
(MSB First)
PN Sequence Short
0x0df
0xbf, 0x93, 0x53
PN Sequence Long
0x029b80
0xf5, 0x91, 0xfd
Consult the Memory Map section for information on how to
change these additional digital output timing features through
the SPI.
SDIO/ODM Pin
The SDIO/ODM pin is for use in applications that do not require
SPI mode operation. This pin can enable a low power, reduced
signal option (similar to the IEEE 1596.3 reduced range link
output standard) if it and the CSB pin are tied to AVDD during
device power-up. This option should only be used when the
digital output trace lengths are less than 2 inches from the LVDS
receiver. When this option is used, the FCO, DCO, and outputs
function normally, but the LVDS signal swing of all channels is
reduced from 350 mV p-p to 200 mV p-p, allowing the user to
further reduce the power on the DRVDD supply.
For applications where this pin is not used, it should be tied low.
In this case, the device pin can be left open, and the 30 k internal
pull-down resistor pulls this pin low. This pin is only 1.8 V tolerant.
If applications require this pin to be driven from a 3.3 V logic level,
insert a 1 k resistor in series with this pin to limit the current.
Table 11. Output Driver Mode Pin Settings
Selected ODM
ODM Voltage
Resulting
Output Standard
Resulting
FCO and DCO
Normal
Operation
10 k to AGND
ANSI-644
(default)
ANSI-644
(default)
ODM
AVDD
Low power,
reduced
signal option
Low power,
reduced
signal option
相關(guān)PDF資料
PDF描述
VI-2NJ-MX-F3 CONVERTER MOD DC/DC 36V 75W
MS27473T22B55PB CONN PLUG 55POS STRAIGHT W/PINS
IDT7202LA15JI IC FIFO ASYNCH 1KX9 15NS 32PLCC
AD7712AR-REEL7 IC ADC 24BIT SGNL CONDTNR 24SOIC
GTC06A-20-27P CONN PLUG 14POS STRAIGHT W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9287ABCPZRL7-100 功能描述:IC ADC 8BIT SRL 100MSPS 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極
AD9287BCPZ-100 制造商:Analog Devices 功能描述:ADC Quad Pipelined 100Msps 8-bit Serial 48-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:IC 8BIT ADC QUAD 100MSPS LFCSP48
AD9287BCPZRL-100 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad, 8-Bit, 100 MSPS Serial LVDS 1.8 V A/D Converter
AD9287BCPZRL7-100 功能描述:IC ADC 8BIT QUAD 100MSPS 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:-
AD9288 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Bit, 40/80/100 MSPS Dual A/D Converter
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*