- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9159 > AD9518-4ABCPZ (Analog Devices Inc)IC CLOCK GEN 6CH 1.8GHZ 48LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9518-4ABCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 6/64頁(yè) |
| 文件大小： | 0K |
| 描述： | IC CLOCK GEN 6CH 1.8GHZ 48LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 時(shí)鐘發(fā)生器，扇出配送 |
| PLL： | 是 |
| 輸入： | CMOS，LVDS，LVPECL |
| 輸出： | LVPECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:6 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 1.8GHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 48-LFCSP-VQ（7x7） |
| 包裝： | 托盤 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)
AD9518-4
Data Sheet
Rev. B | Page 14 of 64
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
13
14
15
16
17
18
19
20
21
22
23
24
SC
L
K
CS
SD
O
SD
IO
R
E
SET
PD
OU
T
4
OU
T
4
VS
_L
VP
E
C
L
OU
T
5
OU
T
5
VS
48
47
46
45
44
43
42
41
40
39
38
37
RE
F
IN
(
R
E
F
1)
RE
F
IN
(
R
E
F
2)
CP
RS
E
T
VS
RS
E
T
VS
OU
T0
OU
T0
VS
_L
VP
EC
L
OU
T1
OU
T1
VS
1
2
3
4
5
6
7
8
9
10
11
12
35
36
34
33
32
31
30
29
28
27
26
25
AD9518-4
TOP VIEW
(Not to Scale)
PIN 1
INDICATOR
CP
STATUS
CLK
VCP
REFMON
LD
BYPASS
VS
REF_SEL
LF
SYNC
CLK
OUT3
OUT2
VS
VS_LVPECL
OUT3
OUT2
NC
GND
VS
GND
06
43
3-
0
03
NOTES
1. NC = NO CONNECT.
2. THE EXTERNAL PADDLE ON THE BOTTOM OF THE PACKAGE MUST BE
CONNECTED TO GROUND FOR PROPER OPERATION.
Figure 4. Pin Configuration
Table 19. Pin Function Descriptions
Pin No.
Input/
Output
Pin Type
Mnemonic
Description
1
I
3.3 V CMOS
REFMON
Reference Monitor (Output). This pin has multiple selectable outputs; see Table 44,
Register 0x01B.
2
O
3.3 V CMOS
LD
Lock Detect (Output). This pin has multiple selectable outputs; see Table 44,
Register 0x01A.
3
I
Power
VCP
Power Supply for Charge Pump (CP). VS ≤ VCP ≤ 5.0 V. This pin is usually 3.3 V for most
applications; but if a 5 V external VCXO is used, this pin should be 5 V.
4
O
CP
Charge Pump (Output). Connects to external loop filter.
5
O
3.3 V CMOS
STATUS
Status (Output). This pin has multiple selectable outputs; see Table 44, Register 0x017.
6
I
3.3 V CMOS
REF_SEL
Reference Select. Selects REF1 (low) or REF2 (high). This pin has an internal 30 kΩ
pull-down resistor.
7
I
3.3 V CMOS
SYNC
Manual Synchronizations and Manual Holdover. This pin initiates a manual
synchronization and is also used for manual holdover. Active low. This pin has an
internal 30 kΩ pull-up resistor.
8
I
Loop filter
LF
Loop Filter (Input). Connects to VCO control voltage node internally. This pin has 31 pF of
internal capacitance to ground, which may influence the loop filter design for large
loop bandwidths.
9
O
Loop filter
BYPASS
This pin is for bypassing the LDO to ground with a capacitor.
10, 24, 25,
26, 35, 37,
43, 45
I
Power
VS
3.3 V Power Pins.
Along with CLK, this is the self-biased differential input for the clock distribution section.
This pin can be left floating if internal VCO is used.
11
I
Differential
clock input
CLK
12
I
Differential
clock input
CLK
Along with CLK, this is the self-biased differential input for the clock distribution section.
This pin can be left floating if internal VCO is used.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SM843256KA | IC SYNTHESIZER LVPECL 24TSSOP |
| V110A36H300BG3 | CONVERTER MOD DC/DC 36V 300W |
| VI-B4W-MV | CONVERTER MOD DC/DC 5.5V 150W |
| V110A36H300BG2 | CONVERTER MOD DC/DC 36V 300W |
| VE-B2Z-MW-F2 | CONVERTER MOD DC/DC 2V 40W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9518-4ABCPZ-RL7 | 功能描述:IC CLOCK GEN 6CH 1.8GHZ 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時(shí)鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS，LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP（7x7） 包裝:帶卷 (TR) |
| AD9518-4A-PCBZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:6-Output Clock Generator with Integrated 1.6 GHz VCO |
| AD9518-4BCPZ | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9518-4BCPZ-REEL7 | 制造商:Analog Devices 功能描述: |
| AD9520 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Synchronizing Multiple AD9910 1 GSPS Direct Digital Synthesizers |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。