- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1987 > AD9548BCPZ-REEL7 (Analog Devices Inc)IC CLOCK GEN/SYNCHRONIZR 88LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9548BCPZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 3/112頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK GEN/SYNCHRONIZR 88LFCSP |
| 產(chǎn)品變化通告： | AD9548 Mask Change 20/Oct/2010 |
| 標(biāo)準(zhǔn)包裝： | 400 |
| 類型： | 時鐘/頻率發(fā)生器，同步器 |
| PLL： | 是 |
| 主要目的： | 以太網(wǎng)，SONET/SDH，Stratum |
| 輸入： | CMOS，LVDS，LVPECL |
| 輸出： | CMOS，LVDS，LVPECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:1 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 750kHz |
| 電源電壓： | 1.71 V ~ 3.465 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 88-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 88-LFCSP-VQ（12x12） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁
AD9548
Data Sheet
Rev. E | Page 100 of 112
Table 138. IRQ Monitor for Reference Inputs
Address
Bits
Bit Name
Description
0x0D06
[7]
Ref AA new profile
Indicates that Ref AA has switched to a new profile
[6]
Ref AA validated
Indicates that Ref AA has been validated
[5]
Ref AA fault cleared
Indicates that Ref AA has been cleared of a previous fault
[4]
Ref AA fault
Indicates that Ref AA has been faulted
[3]
Ref A new profile
Indicates that Ref A has switched to a new profile
[2]
Ref A validated
Indicates that Ref A has been validated
[1]
Ref A fault cleared
Indicates that Ref A has been cleared of a previous fault
[0]
Ref A fault
Indicates that Ref A has been faulted
0x0D07
[7]
Ref BB new profile
Indicates that Ref BB has switched to a new profile
[6]
Ref BB validated
Indicates that Ref BB has been validated
[5]
Ref BB fault cleared
Indicates that Ref BB has been cleared of a previous fault
[4]
Ref BB fault
Indicates that Ref BB has been faulted
[3]
Ref B new profile
Indicates that Ref B has switched to a new profile
[2]
Ref B validated
Indicates that Ref B has been validated
[1]
Ref B fault cleared
Indicates that Ref B has been cleared of a previous fault
[0]
Ref B fault
Indicates that Ref B has been faulted
0x0D08
[7]
Ref CC new profile
Indicates that Ref CC has switched to a new profile
[6]
Ref CC validated
Indicates that Ref CC has been validated
[5]
Ref CC fault cleared
Indicates that Ref CC has been cleared of a previous fault
[4]
Ref CC fault
Indicates that Ref CC has been faulted
[3]
Ref C new profile
Indicates that Ref C has switched to a new profile
[2]
Ref C validated
Indicates that Ref C has been validated
[1]
Ref C fault cleared
Indicates that Ref C has been cleared of a previous fault
[0]
Ref C fault
Indicates that Ref C has been faulted
0x0D09
[7]
Ref DD new profile
Indicates that Ref DD has switched to a new profile
[6]
Ref DD validated
Indicates that Ref DD has been validated
[5]
Ref DD fault cleared
Indicates that Ref DD has been cleared of a previous fault
[4]
Ref DD fault
Indicates that Ref DD has been faulted
[3]
Ref D new profile
Indicates that Ref D has switched to a new profile
[2]
Ref D validated
Indicates that Ref D has been validated
[1]
Ref D fault cleared
Indicates that Ref D has been cleared of a previous fault
[0]
Ref D fault
Indicates that Ref D has been faulted
Table 139. DPLL Status
Address
Bits
Bit Name
Description
0x0D0A
[7]
Offset slew limiting
The current closed-loop phase offset is rate limited.
[6]
Phase build-out
A phase build-out transition was made to the currently active reference.
[5]
Freq lock
The DPLL has achieved frequency lock.
[4]
Phase lock
The DPLL has achieved phase lock.
[3]
Loop switching
The DPLL is in the process of a reference switchover.
[2]
Holdover
The DPLL is in holdover mode.
[1]
Active
The DPLL is active (that is, operating in a closed-loop condition)
[0]
Free running
The DPLL is free running (that is, operating in an open-loop condition)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9549ABCPZ-REEL7 | IC CLOCK GEN/SYNCHRONIZR 64LFCSP |
| AD9550BCPZ-REEL7 | IC INTEGER-N TRANSLATOR 32-LFCSP |
| AD9551BCPZ | IC CLOCK GEN MULTISERV 40-LFCSP |
| AD9552BCPZ-REEL7 | IC PLL CLOCK GEN LP 32LFCSP |
| AD9553BCPZ-REEL7 | IC INTEGER-N CLCK GEN 32LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9548XCPZ | 制造商:Analog Devices 功能描述: |
| AD9549 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Input Network Clock Generator/Synchronizer |
| AD9549/PCBZ | 制造商:Analog Devices 功能描述:DUAL INPUT NETWORK CLOCK GEN/SYNCHRONIZER - Bulk |
| AD9549A/PCBZ | 功能描述:BOARD EVALUATION FOR AD9549A RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| AD9549ABCPZ | 功能描述:IC CLOCK GEN/SYNCHRONIZR 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時鐘/頻率發(fā)生器，多路復(fù)用器 PLL:是 主要目的:存儲器，RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。