- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1987 > AD9548BCPZ-REEL7 (Analog Devices Inc)IC CLOCK GEN/SYNCHRONIZR 88LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9548BCPZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 51/112頁 |
| 文件大小： | 0K |
| 描述： | IC CLOCK GEN/SYNCHRONIZR 88LFCSP |
| 產(chǎn)品變化通告： | AD9548 Mask Change 20/Oct/2010 |
| 標(biāo)準(zhǔn)包裝： | 400 |
| 類型： | 時鐘/頻率發(fā)生器，同步器 |
| PLL： | 是 |
| 主要目的： | 以太網(wǎng)，SONET/SDH，Stratum |
| 輸入： | CMOS，LVDS，LVPECL |
| 輸出： | CMOS，LVDS，LVPECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:1 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 750kHz |
| 電源電壓： | 1.71 V ~ 3.465 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 88-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 88-LFCSP-VQ（12x12） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁當(dāng)前第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁
Data Sheet
AD9548
Rev. E | Page 43 of 112
MULTIFUNCTION PIN
SYNC SOURCE
0
1
REGISTER
0402[5]
SYSCLK/4
DPLL
FEEDBACK
EDGE
REGISTER
0402[4]
REF A
REF AA
REF D
REF DD
RESET
EDGE
DETECT
EDGE
DETECT
ARM
EDGE
DETECT
ARM
DIRECT SYNC
DPLL EDGE SYNC
ACTIVE REFERENCE SYNC
EEPROM SYNC
SOURCE
PRIMARY
SYNCHRONIZATION
SIGNAL
DIRECT SYNC
SOURCE
(REGISTER 0A02[1])
AUTOMATIC SYNC
SOURCE
(REGISTER 0403)
TO CLOCK
DISTRIBUTION
SYNCHRONIZATION
CONTROL
STALL
DIVIDERS
SYNC OUTPUT
DISTRIBUTION
08
02
2-
02
3
TO MULTIFUNCTION
PIN STATUS LOGIC
Figure 49. Output Synchronization Block Diagram
The deterministic delay, expressed as tLATENCY in the following
equation is a function of the frequency division factor (Qn) of
the channel divider associated with the zero-delay channel.
tLATENCY = (Qn + 4) × tCLK_IN
or
tLATENCY = (Qn + 5) × tCLK_IN
In addition to deterministic delay, there is random delay (tPROP)
associated with the propagation of the reference signal through
the input reference receiver, as well as the propagation of the
clock signal through the clock distribution logic. The total delay is
tDELAY = tLATENCY + tPROP
The user can compensate for tDELAY by using the phase offset
controls of the device to move the edge timing of the
distribution output signal relative to the input reference edge.
One method is to use the open-loop phase offset registers
(Address 030D to Address 030E) for timing adjustment.
However, be sure to use sufficiently small phase increments to
make the adjustment. Too large a phase step can result in the
clock distribution logic missing a CLKINx edge, thus ruining the
edge alignment process. The appropriate phase increment
depends on the transient response of any external circuitry
connected between the DACOUTx and CLKINx pins.
The other method is to use the closed-loop phase offset registers
(Address 0x030F to Address 0x0315) for timing adjustment.
However, be sure to use a sufficiently small phase vs. time profile.
Changing the phase too quickly can cause the DPLL to lose
lock, thus ruining the edge alignment process. The AD9548
phase slew limit register (Address 0x0316 to Address 0x0317) can
be used to limit the rate of change of phase automatically, thereby
mitigating the potential loss-of-lock problem.
To guarantee synchronization of the output dividers, it is
important to make any edge timing adjustments after the
synchronization event. Furthermore, when making timing
adjustments, the distribution outputs can be disabled and then
enabled after the adjustment is complete. This prevents the
device from generating output clock signals during the timing
adjustment process.
Note that the form of zero-delay synchronization described here
does not track propagation time variations within the distribution
clock input path or the reference input path (on or off chip)
over temperature, supply, and so on. It is strictly a one-time
synchronization event.
Synchronization Mask
Each output channel has dedicated synchronization mask bits
(Register 0x0402, Bits[3:0]). When the mask bit associated with
a particular channel is set, then that channel does not respond
to the synchronization signal. This allows the device to operate
with the masked channels active and the unmasked channels
stalled while they wait for a synchronization pulse.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9549ABCPZ-REEL7 | IC CLOCK GEN/SYNCHRONIZR 64LFCSP |
| AD9550BCPZ-REEL7 | IC INTEGER-N TRANSLATOR 32-LFCSP |
| AD9551BCPZ | IC CLOCK GEN MULTISERV 40-LFCSP |
| AD9552BCPZ-REEL7 | IC PLL CLOCK GEN LP 32LFCSP |
| AD9553BCPZ-REEL7 | IC INTEGER-N CLCK GEN 32LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9548XCPZ | 制造商:Analog Devices 功能描述: |
| AD9549 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Input Network Clock Generator/Synchronizer |
| AD9549/PCBZ | 制造商:Analog Devices 功能描述:DUAL INPUT NETWORK CLOCK GEN/SYNCHRONIZER - Bulk |
| AD9549A/PCBZ | 功能描述:BOARD EVALUATION FOR AD9549A RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| AD9549ABCPZ | 功能描述:IC CLOCK GEN/SYNCHRONIZR 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時鐘/頻率發(fā)生器，多路復(fù)用器 PLL:是 主要目的:存儲器，RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。