參數(shù)資料
型號: AD9572ACPZPEC-R7
廠商: Analog Devices Inc
文件頁數(shù): 9/20頁
文件大?。?/td> 0K
描述: IC PLL CLOCK GEN 25MHZ 40LFCSP
標準包裝: 750
類型: 時鐘發(fā)生器,扇出配送,多路復用器
PLL:
輸入: 晶體
輸出: CMOS,LVDS,LVPECL
電路數(shù): 1
比率 - 輸入:輸出: 1:7
差分 - 輸入:輸出: 無/是
頻率 - 最大: 156.25MHz
除法器/乘法器: 是/無
電源電壓: 2.97 V ~ 3.63 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 40-WFQFN 裸露焊盤,CSP
供應商設(shè)備封裝: 40-LFCSP-WQ(6x6)
包裝: 帶卷 (TR)
AD9572
Rev. B | Page 17 of 20
Table 15. FREQSEL (Pin 27) Definition
FREQSEL
Frequency Available
from Pin 19 and Pin 20
(MHZ)
Frequency Available
from Pin 21 and Pin 22
(MHZ)
0
125
1
100
NC
125
100
The simplified equivalent circuits of the LVDS and LVPECL
outputs are shown in Figure 18 and Figure 19.
3.5mA
OUT
OUTB
07
49
8-
01
4
Figure 18. LVDS Output Simplified Equivalent Circuit
3.3V
OUT
OUTB
GND
07
49
8-
01
5
Figure 19. LVPECL Output Simplified Equivalent Circuit
The differential outputs are factory programmed to either LVPECL
or LVDS format, and either option can be sampled on request.
CMOS drivers tend to generate more noise than differential
outputs and, as a result, the proximity of the 33.33 MHz output
to Pin 21 and Pin 22 does affect the jitter performance when
FREQSEL = 0 (that is, when the differential output is generating
125 MHz). For this reason, the 33 MHz pin can be forced to a
low state by asserting the FORCE_LOW signal on Pin 37 (see
Table 16). An internal pull-down enables the 33.33 MHz output
if the pin is not connected.
Table 16. FORCE_LOW (Pin 37) Definition
FORCE_LOW
33.33 MHz Output (Pin 23)
0 or NC
33.33 MHz
1
0
PHASE FREQUENCY DETECTOR (PFD) AND
CHARGE PUMP
The PFD takes inputs from the reference clock and feedback
divider to produce an output proportional to the phase and
frequency difference between them. Figure 20 shows a
simplified schematic.
0
749
8-
0
16
D1 Q1
CLR1
REFCLK
HIGH
UP
D2 Q2
CLR2
HIGH
DOWN
CP
CHARGE
PUMP
3.3V
GND
FEEDBACK
DIVIDER
Figure 20. PFD Simplified Schematic
POWER SUPPLY
The AD9572 requires a 3.3 V ± 10% power supply for VS. The
tables in the Specifications section give the performance expected
from the AD9572 with the power supply voltage within this
range. The absolute maximum range of 0.3 V to +3.6 V, with
respect to GND, must never be exceeded on the VS pin.
Good engineering practice should be followed in the layout of
power supply traces and the ground plane of the PCB. The
power supply should be bypassed on the PCB with adequate
capacitance (>10 μF). The AD9572 should be bypassed with
adequate capacitors (0.1 μF) at all power pins as close as
possible to the part. The layout of the AD9572 evaluation board
is a good example.
The exposed metal paddle on the AD9572 package is an electrical
connection, as well as a thermal enhancement. For the device to
function properly, the paddle must be properly attached to ground
(GND). The PCB acts as a heat sink for the AD9572; therefore,
this GND connection should provide a good thermal path to a
larger dissipation area, such as a ground plane on the PCB.
CMOS CLOCK DISTRIBUTION
The AD9572 provides two CMOS clock outputs (one 25 MHz
and one 33.33 MHz) that are dedicated CMOS levels. Whenever
single-ended CMOS clocking is used, some of the following
general guidelines should be followed.
Point-to-point nets should be designed such that a driver has
one receiver only on the net, if possible. This allows for simple
termination schemes and minimizes ringing due to possible
mismatched impedances on the net. CMOS outputs are limited
in terms of the capacitive load or trace length that they can drive.
Typically, trace lengths less than 6 inches are recommended to
preserve signal rise/fall times and signal integrity.
Termination at the far end of the PCB trace is a second option.
The CMOS outputs of the AD9572 do not supply enough current
to provide a full voltage swing with a low impedance resistive,
far-end termination, as shown in Figure 21. The far-end
相關(guān)PDF資料
PDF描述
X9410WS24IT1 IC XDCP DUAL 64-TAP 10K 24-SOIC
VI-252-MW-S CONVERTER MOD DC/DC 15V 100W
MS27496E9B98S CONN RCPT 3POS BOX MNT W/SCKT
X9410WS24I-2.7T1 IC XDCP DUAL 64-TAP 10K 24-SOIC
M83723/73R2461N CONN RCPT 61POS JAM NUT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9572ACPZPEC-RL 功能描述:IC PLL CLOCK GEN 25MHZ 40LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:- 標準包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML,PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤,16-MLF? 供應商設(shè)備封裝:16-MLF?(3x3) 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND
AD9572-EVALZ-LVD 制造商:AD 制造商全稱:Analog Devices 功能描述:Fiber Channel/Ethernet Clock Generator IC, PLL Core, Dividers, 7 Clock Outputs
AD9572-EVALZ-PEC 制造商:AD 制造商全稱:Analog Devices 功能描述:Fiber Channel/Ethernet Clock Generator IC, PLL Core, Dividers, 7 Clock Outputs
AD9572XCPZLVD 制造商:Analog Devices 功能描述:
AD9572XCPZPEC 制造商:Analog Devices 功能描述: