When reading Table 9, note that the AD9785/AD9787/AD9788 is a 32-bit par" />
參數(shù)資料
型號： AD9785BSVZRL
廠商： Analog Devices Inc
文件頁數(shù)： 17/64頁
文件大小： 0K
描述： IC DAC 12BIT 800MSPS 100TQFP
產(chǎn)品培訓模塊： Data Converter Fundamentals
DAC Architectures
標準包裝： 1,000
系列： TxDAC®
位數(shù)： 12
數(shù)據(jù)接口： 串行
轉(zhuǎn)換器數(shù)目： 2
電壓電源： 模擬和數(shù)字
功率耗散（最大）： 450mW
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 100-TQFP 裸露焊盤
供應商設備封裝： 100-TQFP-EP（14x14）
包裝： 帶卷 (TR)
輸出數(shù)目和類型： 2 電流，單極；2 電流，雙極
采樣率（每秒）： 800M
AD9785/AD9787/AD9788
Rev. A | Page 24 of 64
SPI REGISTER MAP
When reading Table 9, note that the AD9785/AD9787/AD9788 is a 32-bit part and, therefore, the 4th through the 11th columns (beginning
with the MSB and ending with the LSB) represent a set of eight bits. Refer to the Bit Range column for the actual bits being described.
Table 9.
Address
Register
Name
Bit
Range
MSB
MSB 1
MSB 2
MSB 3
MSB 4
MSB 5
MSB 6
LSB
Default
0x00
Comm.
(COMM)
Register
[7:0]
SPI_SDIO
bidirectional
(active high,
3-wire)
LSB first
Software
reset
Power-
down
mode
Auto
power-
down
enable
I/O
transfer
(self-
reset)
Automatic
I/O
transfer
enable
Open
0x02
0x01
Digital
Control
Register
[7:0]
Interpolation Factor [1:0]
Data
format
Single-
port
mode
Real
mode
IQ select
invert
Q first
Modulator
gain
control
0x00
[15:8]
Reserved
Clear phase
accumulator
PN code
sync
enable
Sync
mode
select
Pulse
sync
enable
Reserved
Inverse
sinc
enable
DATACLK
output
enable
0x31
0x02
Data Sync
Control
Register
[7:0]
Data Timing
Margin [0]
LVDS data
clock enable
DATACLK
invert
DATACLK
delay
enable
Data
timing
mode
Set high
Data sync
polarity
Reserved
0x00
[15:8]
DATACLK Delay [4:0]
Data Timing Margin [3:1]
0x00
0x03
Multichip
Sync
Control
Register
[7:0]
Clock State [3:0]
Sync Timing Margin [3:0]
0x00
[15:8]
SYNC _O Delay [4:0]
Set high
SYNC_O
polarity
Sync
loopback
enable
0x00
[23:16]
SYNC_I Delay [4:0]
Sync
error
check
mode
Set low
DATACLK
input
0x00
[31:24]
Correlate Threshold [4:0]
SYNC _I
enable
SYNC _O
enable
Set low
0x80
0x04
PLL
Control
Register
[7:0]
PLL Band Select [5:0]
PLL VCO Drive [1:0]
0xCF
[15:8]
PLL enable
PLL VCO Divisor [1:0]
PLL Loop Divisor [1:0]
PLL Bias [2:0]
0x37
[23:16]
VCO Control Voltage [2:0]
PLL Loop Bandwidth [4:0]
0x38
0x05
I DAC
Control
Register
[7:0]
I DAC Gain Adjustment [7:0]
0xF9
[15:8]
I DAC sleep
I DAC
power-down
Reserved
I DAC Gain Adjustment
[9:8]
0x01
0x06
Auxiliary
DAC 1
Control
Register
[7:0]
Auxiliary DAC 1 Data [7:0]
0x00
[15:8]
Auxiliary
DAC 1 sign
Auxiliary
DAC 1
current
direction
Auxiliary
DAC 1
power-
down
Reserved
Auxiliary DAC 1 Data
[9:8]
0x00
0x07
Q DAC
Control
Register
[7:0]
Q DAC Gain Adjustment [7:0]
0xF9
[15:8]
Q DAC sleep
Q DAC
power-down
Reserved
Q DAC Gain Adjustment
[9:8]
0x01
0x08
Auxiliary
DAC 2
Control
Register
[7:0]
Auxiliary DAC 2 Data [7:0]
0x00
[15:8]
Auxiliary
DAC 2 sign
Auxiliary
DAC 2
current
direction
Auxiliary
DAC 2
power-
down
Reserved
Auxiliary DAC 2 Data
[9:8]
0x00
0x09
Interrupt
Control
Register
[7:0]
Data timing
error IRQ
Sync timing
error IRQ
Data
timing
error
type
Sync
timing
error
type
PLL lock
indicator
Reserved
Data port
IRQ enable
Sync port
IRQ
enable
0x00
[15:8]
Reserved
Clear lock
indicator
(self-
reset)
Sync
lock
lost
status
Sync lock
status
Reserved
0x00
0x0A
Frequency
Tuning
Word
Register
[31:0]
Frequency Tuning Word [31:0]
0x00
相關PDF資料
PDF描述
HFA1135IBZ IC OPAMP CFA 360MHZ LP 8-SOIC
LTC2754BIUKG-16#TRPBF IC DAC 16BIT QUAD IOUT 52-QFN
HA3-5020-5Z IC AMP VIDEO CFA 100MHZ 8-DIP
HFA1105IBZ IC OPAMP CFA 330MHZ LP 8-SOIC
VI-B1N-MU CONVERTER MOD DC/DC 18.5V 200W
相關代理商/技術參數(shù)
參數(shù)描述
AD9785-DPG2-EBZ 功能描述:BOARD EVALUATION FOR AD9785 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:TxDAC® 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
AD9785-EBZ 制造商:Analog Devices 功能描述:Evaluation Board For AD9785 制造商:Analog Devices 功能描述:DUAL 12B, 1GSPS D-A CONVERTER - Bulk 制造商:Analog Devices 功能描述:Digital to Analog Eval. Board
AD9786 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 200 MSPS/500 MSPS TxDAC+ with 2】/4】/8】 Interpolation and Signal Processing
AD9786BSV 制造商:Analog Devices 功能描述:DAC 1-CH Interpolation Filter 16-bit 80-Pin TQFP EP 制造商:Analog Devices 功能描述:IC 16BIT DAC SMD 9786 TQFP80
AD9786BSVRL 制造商:Analog Devices 功能描述:DAC 1-CH Interpolation Filter 16-bit 80-Pin TQFP EP T/R
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*