參數(shù)資料
型號: ADAU1381BCPZ-RL
廠商: Analog Devices Inc
文件頁數(shù): 49/84頁
文件大?。?/td> 0K
描述: IC AUDIO CODEC STEREO LN 32LFCSP
標(biāo)準(zhǔn)包裝: 5,000
類型: 立體聲音頻
數(shù)據(jù)接口: 串行,SPI?
分辨率(位): 24 b
ADC / DAC 數(shù)量: 2 / 2
三角積分調(diào)變:
S/N 比,標(biāo)準(zhǔn) ADC / DAC (db): 97 / 100
動態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db): 96.5 / 100
電壓 - 電源,模擬: 1.8 V ~ 3.65 V
電壓 - 電源,數(shù)字: 1.63 V ~ 3.65 V
工作溫度: -25°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 32-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 32-LFCSP-VQ
包裝: 帶卷 (TR)
配用: EVAL-ADAU1381Z-ND - BOARD EVALUATION FOR ADAU1381
ADAU1381
Rev. B | Page 53 of 84
SERIAL PORT CONFIGURATION
Register 16405 (0x4015), Serial Port Control 0
Bit 5, LRCLK Mode
This bit sets the serial port frame clock (LRCLK) as either a
50% duty cycle waveform or a pulse synchronization waveform.
When in slave mode, the pulse should be at least 1 BCLK cycle
wide to guarantee proper data transfer.
Bit 4, BCLK Polarity
This bit sets the polarity of the bit clock (BCLK) signal. This
setting determines whether the data and frame clock signals
change on a rising (+) or falling () edge of the BCLK signal
(see Figure 57). Standard I2S signals use negative BCLK polarity.
Bit 3, LRCLK Polarity
The polarity of LRCLK determines whether the left stereo channel
is initiated on a rising (+) or falling () edge of the LRCLK signal
(see Figure 58). Standard I2S signals use negative LRCLK polarity.
Bits[2:1], Channels per Frame
These bits set the number of channels contained in the data stream
(see Figure 59). The possible choices are stereo (used in standard
I2S signals), TDM 4 (a 4-channel time division multiplexed stream),
or TDM 8 (an 8-channel time division multiplexed stream). The
TDM output modes are simply multichannel data streams, and
the data pin does not become high impedance during periods
when it is not outputting data.
Within a TDM stream, channels are grouped by pair, as shown
Bit 0, Serial Data Port Mode
This bit sets the clock pins as either master or slave. Both
LRCLK and BCLK are the bus master of the serial port when
master mode is enabled.
Table 40. Serial Port Control 0 Register
Bits
Description
Default
[7:6]
Reserved
5
LRCLK mode
0
0: 50% duty cycle clock
1: pulse mode; pulse should be at least 1 BCLK wide
4
BCLK polarity
0
0: data changes on falling () edge
1: data changes on rising (+) edge
3
LRCLK polarity
0
0: left frame starts on falling () edge
1: left frame starts on rising (+) edge
[2:1]
Channels per frame
00
00: stereo (two channels)
01: TDM 4 (four channels)
10: TDM 8 (eight channels)
11: reserved
0
Serial data port mode
0
0: slave
1: master
相關(guān)PDF資料
PDF描述
VE-J3K-IX-S CONVERTER MOD DC/DC 40V 75W
ADAU1361BCPZ-RL IC CODEC 24B PLL 32LFCSP
VE-J3J-IX-S CONVERTER MOD DC/DC 36V 75W
PK40N512VLQ100 IC ARM CORTEX MCU 512K 144-LQFP
CS4245-DQZR IC CODEC AUD STER 104DB 48-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADAU1381BCPZ-RL7 功能描述:IC AUDIO CODEC STEREO LN 32LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率(位):18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比,標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源,模擬:2.6 V ~ 3.3 V 電壓 - 電源,數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP(7x7) 包裝:帶卷 (TR)
ADAU1382BCPZ 制造商:Analog Devices 功能描述:STEREO AUDIO CODEC FOR DIG STILL CAM - Trays 制造商:Analog Devices 功能描述:IC AUDIO CODEC 24BIT 96KHZ LFCSP-32 制造商:Analog Devices 功能描述:IC, AUDIO CODEC, 24BIT, 96KHZ, LFCSP-32, Audio CODEC Type:Stereo, No. of ADCs:2, 制造商:Analog Devices 功能描述:AUDIO CODEC
ADAU1382BCPZ-R7 制造商:Analog Devices 功能描述:STEREO AUDIO CODEC FOR DIG STILL CAM - Tape and Reel 制造商:Analog Devices 功能描述:AUDIO CODEC
ADAU1401 制造商:AD 制造商全稱:Analog Devices 功能描述:SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs
ADAU1401A 制造商:AD 制造商全稱:Analog Devices 功能描述:SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs