參數(shù)資料
型號(hào): ADAU1401YSTZ
廠商: ANALOG DEVICES INC
元件分類: 消費(fèi)家電
英文描述: SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs
中文描述: SPECIALTY CONSUMER CIRCUIT, PQFP48
封裝: ROHS COMPLIANT, PLASTIC, MS-026BBC, LQFP-48
文件頁數(shù): 30/52頁
文件大?。?/td> 785K
代理商: ADAU1401YSTZ
ADAU1401
Table 23. Parameter RAM Read/Write Format (Single Address)
Byte 0
Byte 1
chip_adr [6:0], W/R
000000, param_adr [9:8]
Rev. 0 | Page 30 of 52
Byte 2
param_adr [7:0]
Byte 3
0000, param [27:24]
Bytes [4:6]
param [23:0]
Table 24. Parameter RAM Block Read/Write Format (Burst Mode)
Byte 0
Byte 1
chip_adr [6:0], W/R
000000,
param_adr [9:8]
Byte 2
param_adr [7:0]
Byte 3
0000, param [27:24]
Bytes [4:6]
param [23:0]
Bytes [7:10]
Bytes [11:14]
<—param_adr—>
param_adr + 1
param_adr + 2
Table 25. Program RAM Read/Write Format (Single Address)
Byte 0
Byte 1
chip_adr [6:0], W/R
00000, prog_adr [10:8]
Byte 2
prog_adr [7:0]
Bytes [3:7]
prog [39:0]
Table 26. Program RAM Block Read/Write Format (Burst Mode)
Byte 0
Byte 1
chip_adr [6:0], W/R
00000, prog_adr [10:8]
Byte 2
prog_adr [7:0]
Bytes [3:7]
prog [39:0]
Bytes [8:12]
prog_adr + 1
Bytes [13:17]
prog_adr + 2
<—prog_adr—>
Table 27. Control Register Read/Write Format (Core, Serial Out 0, Serial Out 1)
Byte 0
Byte 1
chip_adr [6:0], W/R
0000, reg_adr [11:8]
Byte 2
reg_adr [7:0]
Byte 3
data [15:8]
Byte 4
data [7:0]
Table 28. Control Register Read/Write Format (RAM Configuration, Serial Input)
Byte 0
Byte 1
chip_adr [6:0], W/R
0000, reg_adr [11:8]
Byte 2
reg_adr [7:0]
Byte 3
data [7:0]
Table 29. Data Capture Register Write Format
Byte 0
Byte 1
chip_adr [6:0], W/R
0000, data_capture_adr [11:8]
1
progCount [10:0] is the value of the program counter when the data capture occurs (the table of values is generated by the SigmaStudio compiler).
2
regSel [1:0] selects one of four registers (see the 2074 to 2075 (0X081A to 0X081B)—Data Capture Registers section).
Byte 2
data_capture_adr [7:0]
Byte 3
000, progCount [10:6]
1
Byte 4
progCount [5:0]
1
, regSel [1:0]
2
Table 30. Data Capture (Control Port Readback) Register Read Format
Byte 0
Byte 1
chip_adr [6:0], W/R
0000, data_capture_adr [11:8]
Byte 2
data_capture_adr [7:0]
Bytes [3:5]
data [23:0]
Table 31. Safeload Address Register Write Format
Byte 0
chip_adr [6:0], W/R
Byte 1
0000, safeload_adr [11:8]
Byte 2
safeload_adr [7:0]
Byte 3
000000, param_adr [9:8]
Byte 4
param_adr [7:0]
Table 32. Safeload Data Register Write Format
Byte 0
Byte 1
chip_adr [6:0], W/R
0000, safeload_adr [11:8] safeload_adr [7:0]
Byte 2
Byte 3
00000000
Byte 4
0000, data [27:24]
Bytes [5:7]
data [23:0]
相關(guān)PDF資料
PDF描述
ADAU1401YSTZ-RL SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs
ADAU1513 Class-D Audio Power Stage
ADAU1513ACPZ Class-D Audio Power Stage
ADAU1513ACPZ-RL Class-D Audio Power Stage
ADAU1513ACPZ-RL7 Class-D Audio Power Stage
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADAU1401YSTZ-RL 功能描述:IC AUDIO PROC 28/56BIT 48LQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-LQFP EP(10x10) 包裝:Digi-Reel® 其它名稱:497-11050-6
ADAU1421YSTZ 制造商:Analog Devices 功能描述:
ADAU1421YSTZ-REEL 制造商:Analog Devices 功能描述:
ADAU1442 制造商:AD 制造商全稱:Analog Devices 功能描述:SigmaDSP Digital Audio Processor
ADAU1442YSVZ-3A 功能描述:IC SIGMADSP 28B 175MHZ 100TQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-LQFP EP(10x10) 包裝:Digi-Reel® 其它名稱:497-11050-6