- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373975 > ADAU1401YSTZ (ANALOG DEVICES INC) SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs PDF資料下載
參數(shù)資料
| 型號： | ADAU1401YSTZ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費家電 |
| 英文描述： | SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| 封裝： | ROHS COMPLIANT, PLASTIC, MS-026BBC, LQFP-48 |
| 文件頁數(shù)： | 40/52頁 |
| 文件大?。?/td> | 785K |
| 代理商： | ADAU1401YSTZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當(dāng)前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
ADAU1401
2079 (0x081F)—SERIAL INPUT CONTROL REGISTER
Rev. 0 | Page 40 of 52
Table 51.
D7
0
D6
0
D5
0
D4
ILP
D3
IBP
D2
M2
D1
M1
D0
M0
Default
0x00
Table 52.
Bit Name
ILP
INPUT_LRCLK Polarity
Description
When this bit is set to 0, the left-channel data on the SDATA_INx pins is clocked when INPUT_LRCLK is low and
the right-channel data is clocked when INPUT_LRCLK is high. When this bit is set to 1, the clocking of these
channels is reversed. In TDM mode when this bit is set to 0, data is clocked in, starting with the next appropriate
BCLK edge (set in Bit 3 of this register) after a falling edge on the INPUT_LRCLK pin. When this bit is set to 1 and
the device is running in TDM mode, the input data is valid on the BCLK edge after a rising edge on the word
clock (INPUT_LRCLK). INPUT_LRCLK can also operate with a pulse input, rather than a clock. In this case, the first
edge of the pulse is used by the ADAU1401 to start the data frame. When this polarity bit is set to 0, a low pulse
should be used; when the bit it set to 1, a high pulse should be used.
This bit controls on which edge of the bit clock the input data changes and on which edge it is clocked. Data
changes on the falling edge of INPUT_BCLK when this bit is set to 0 and on the rising edge when this bit is set at 1.
These two bits control the data format that the input port expects to receive. Bit 3 and Bit 4 of this control
register override the settings of Bits [2:0]; therefore, all four bits must be changed together for proper operation
in some modes. The clock diagrams for these modes are shown in Figure 31, Figure 32, and Figure 33. Note that
for left-justified and right-justified modes, the LRCLK polarity is high and then low, which is the opposite of the
default setting for ILP.
When these bits are set to accept a TDM input, the ADAU1401 data starts after the edge defined by ILP. The
ADAU1401 TDM data stream should be input on Pin SDATA_IN0. Figure 34 shows a TDM stream with a high-to-
low triggered LRCLK and data changing on the falling edge of the BCLK. The ADAU1401 expects the MSB of
each data slot to be delayed by one BCLK from the beginning of the slot, as it would in stereo I
2
S format. In TDM
mode, Channel 0 to Channel 3 are in the first half of the frame, and Channel 4 to Channel 7 are in the second
half. Figure 35 shows an example of a TDM stream running with a pulse word clock, which is used to interface to
ADI codecs in auxiliary mode. To work in this mode with either the input or output serial ports, set the
ADAU1401 to begin the frame on the rising edge of LRCLK, to change data on the falling edge of BCLK, and to
delay the MSB position from the start of the word clock by one BCLK.
M [2:0]
Setting
000
I
2
S
001
Left-justified
010
TDM
011
Right-justified, 24 bits
100
Right-justified, 20 bits
101
Right-justified, 18 bits
110
Right- justified, 16 bits
111
Reserved
IBP
INPUT_BCLK Polarity
M [2:0]
Serial Input Mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADAU1401YSTZ-RL | SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs |
| ADAU1513 | Class-D Audio Power Stage |
| ADAU1513ACPZ | Class-D Audio Power Stage |
| ADAU1513ACPZ-RL | Class-D Audio Power Stage |
| ADAU1513ACPZ-RL7 | Class-D Audio Power Stage |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADAU1401YSTZ-RL | 功能描述:IC AUDIO PROC 28/56BIT 48LQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6 |
| ADAU1421YSTZ | 制造商:Analog Devices 功能描述: |
| ADAU1421YSTZ-REEL | 制造商:Analog Devices 功能描述: |
| ADAU1442 | 制造商:AD 制造商全稱:Analog Devices 功能描述:SigmaDSP Digital Audio Processor |
| ADAU1442YSVZ-3A | 功能描述:IC SIGMADSP 28B 175MHZ 100TQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。