- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378281 > ADC10158 (National Semiconductor Corporation) Low-Voltage High-Speed Quadruple Differential Line Receiver 16-SOIC 0 to 70 PDF資料下載
參數(shù)資料
| 型號： | ADC10158 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | Low-Voltage High-Speed Quadruple Differential Line Receiver 16-SOIC 0 to 70 |
| 中文描述： | 10位帶符號4レs的4模數(shù)轉(zhuǎn)換器-或8通道多路復用器，采樣/保持和參考 |
| 文件頁數(shù)： | 16/23頁 |
| 文件大?。?/td> | 439K |
| 代理商： | ADC10158 |
1.0 Functional Description
The ADC10154 and ADC10158 use successive approxima-
tion to digitize an analog input voltage. Additional logic has
been incorporated in the devices to allow for the programma-
bility of the resolution, conversion time and digital output for-
mat. A capacitive array and a resistive ladder structure are
used in the DAC portion of the A/D converters. The structure
of the DAC allows a very simple switching scheme to provide
a very versatile analog input multiplexer. Also, inherent in
this structure is a sample/hold. A 2.5V CMOS band-gap ref-
erence is also provided on the ADC10154 and ADC10158.
1.1 DIGITAL INTERFACE
The ADC10154 and ADC10158 have eight digital outputs
(DB0–DB8) and can be easily interfaced to an 8-bit data
bus. Taking CS and WR low simultaneously will strobe the
data word on the data-bus into the input latch. This word will
be decoded to determine the multiplexer channel selection,
the A/D conversion resolution and the output data format.
The following table shows the input word data-bit assign-
ment.
DB0 through DB4 are assigned to the multiplexer address
data bits zero through four (MA0–MA4). Tables 2, 3describe
the multiplexer address assignment. DB5 selects unsigned
or signed (U/S) operation. DB6 selects 8- or 10-bit resolu-
tion. DB7 selects left or right justification of the output data.
Refer to Table 1 for the effect the Control Input Data has on
the digital output word.
The conversion process is started by the rising edge of WR,
which sets the “start conversion” bit inside theADC. If this bit
is set, the converter will start acquiring the input voltage on
the next falling edge of the internal CLK
÷
2 signal. The acqui-
sition period is 3 CLK
÷
2 periods, or 6 CLK periods. Immedi-
ately after the acquisition period the input signal is held and
the actual conversion begins. The number of clocks required
for a conversion is given in the following table:
Conversion Type
CLK
÷
2
Cycles
CLK
Cycles (N)
16
18
20
22
8-Bit
8-Bit + Sign
10-Bit
10-Bit + Sign
Since the CLK
÷
2 signal is internal to the ADC, it is initially
impossible to know which falling edge of CLK corresponds to
the falling edge of CLK
÷
2. For the first conversion, the rising
edge of WR should occur at least t
ns before any falling
edge of CLK. If this edge happens to be on the rising edge of
CLK
÷
2, this will add 2 CLK cycles to the total conversion
time. The phase of the CLK
÷
2 signal can be determined at
the end of the first conversion, when INT goes low. INT al-
ways goes low on the falling edge of the CLK
÷
2 signal. From
the first falling edge of INT onward, every other falling edge
of CLK will correspond to the falling edge of CLK
÷
2. With the
phase of CLK
÷
2 now known, the conversion time can be
minimized by taking WR high at least t
WS
ns before the fall-
ing edge of CLK
÷
2.
Upon completion of the conversion, INT goes low to signal
the A/D conversion result is ready to be read. Taking CS and
RD low will enable the digital output buffer and put byte 1 of
the conversion result on DB0 through DB7. The falling edge
of RD resets the INT output high. Taking CS and RD low a
second time will put byte 2 of the conversion result on
DB7–DB0. Table 1defines the DB0–DB7 assignment for dif-
ferent Control Input Data. The second read does not have to
be completed before a new conversion is started.
Taking CS, WR and RD low simultaneously will start a con-
version without changing the multiplexer channel assign-
ment or output configuration and resolution. The timing dia-
gram in Figure 3 shows the sequence of events that
implement this function. Refer to Diagrams 1, 2, and 3 in the
Timing Diagrams section for the timing constraints that must
be met.
8
9
10
11
DS011225-44
DS011225-19
FIGURE 3. Starting a Conversion without Updating the Channel Configuration, Resolution, or Data Format
A
www.national.com
16
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC10158CIN | 10-Bit Plus Sign 4 レs ADCs with 4- or 8-Channel MUX, Track/Hold and Reference |
| ADC1021 | 10-BIT uP COMPATIBLKE A/D CONVERTERS |
| ADC1021CCJ | 10-BIT uP COMPATIBLKE A/D CONVERTERS |
| ADC1021CCJ-1 | 10-BIT uP COMPATIBLKE A/D CONVERTERS |
| ADC10221CIVT | 10-Bit, 15 MSPS, 98 mW A/D Converter with Internal Sample and Hold |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADC10158BIJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Ended Data Acquisition System |
| ADC10158CIJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Ended Data Acquisition System |
| ADC10158CIN | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:10-Bit Plus Sign 4 レs ADCs with 4- or 8-Channel MUX, Track/Hold and Reference |
| ADC10158CIN/NOPB | 功能描述:IC ADC 10BIT W/4-8 CH MX 28-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| ADC10158CIN/NOPB | 制造商:Texas Instruments 功能描述:A/D Converter (A-D) IC |
發(fā)布緊急采購，3分鐘左右您將得到回復。