參數(shù)資料
型號(hào)： ADC10158CIWM
廠商： NATIONAL SEMICONDUCTOR CORP
元件分類： ADC
英文描述： 10-Bit Plus Sign 4 レs ADCs with 4- or 8-Channel MUX, Track/Hold and Reference
中文描述： 8-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO28
封裝： SOP-28
文件頁(yè)數(shù)： 16/23頁(yè)
文件大?。?/td> 439K
代理商： ADC10158CIWM
1.0 Functional Description
The ADC10154 and ADC10158 use successive approxima-
tion to digitize an analog input voltage. Additional logic has
been incorporated in the devices to allow for the programma-
bility of the resolution, conversion time and digital output for-
mat. A capacitive array and a resistive ladder structure are
used in the DAC portion of the A/D converters. The structure
of the DAC allows a very simple switching scheme to provide
a very versatile analog input multiplexer. Also, inherent in
this structure is a sample/hold. A 2.5V CMOS band-gap ref-
erence is also provided on the ADC10154 and ADC10158.
1.1 DIGITAL INTERFACE
The ADC10154 and ADC10158 have eight digital outputs
(DB0–DB8) and can be easily interfaced to an 8-bit data
bus. Taking CS and WR low simultaneously will strobe the
data word on the data-bus into the input latch. This word will
be decoded to determine the multiplexer channel selection,
the A/D conversion resolution and the output data format.
The following table shows the input word data-bit assign-
ment.
DB0 through DB4 are assigned to the multiplexer address
data bits zero through four (MA0–MA4). Tables 2, 3describe
the multiplexer address assignment. DB5 selects unsigned
or signed (U/S) operation. DB6 selects 8- or 10-bit resolu-
tion. DB7 selects left or right justification of the output data.
Refer to Table 1 for the effect the Control Input Data has on
the digital output word.
The conversion process is started by the rising edge of WR,
which sets the “start conversion” bit inside theADC. If this bit
is set, the converter will start acquiring the input voltage on
the next falling edge of the internal CLK
÷
2 signal. The acqui-
sition period is 3 CLK
÷
2 periods, or 6 CLK periods. Immedi-
ately after the acquisition period the input signal is held and
the actual conversion begins. The number of clocks required
for a conversion is given in the following table:
Conversion Type
CLK
÷
2
Cycles
CLK
Cycles (N)
16
18
20
22
8-Bit
8-Bit + Sign
10-Bit
10-Bit + Sign
Since the CLK
÷
2 signal is internal to the ADC, it is initially
impossible to know which falling edge of CLK corresponds to
the falling edge of CLK
÷
2. For the first conversion, the rising
edge of WR should occur at least t
ns before any falling
edge of CLK. If this edge happens to be on the rising edge of
CLK
÷
2, this will add 2 CLK cycles to the total conversion
time. The phase of the CLK
÷
2 signal can be determined at
the end of the first conversion, when INT goes low. INT al-
ways goes low on the falling edge of the CLK
÷
2 signal. From
the first falling edge of INT onward, every other falling edge
of CLK will correspond to the falling edge of CLK
÷
2. With the
phase of CLK
÷
2 now known, the conversion time can be
minimized by taking WR high at least t
WS
ns before the fall-
ing edge of CLK
÷
2.
Upon completion of the conversion, INT goes low to signal
the A/D conversion result is ready to be read. Taking CS and
RD low will enable the digital output buffer and put byte 1 of
the conversion result on DB0 through DB7. The falling edge
of RD resets the INT output high. Taking CS and RD low a
second time will put byte 2 of the conversion result on
DB7–DB0. Table 1defines the DB0–DB7 assignment for dif-
ferent Control Input Data. The second read does not have to
be completed before a new conversion is started.
Taking CS, WR and RD low simultaneously will start a con-
version without changing the multiplexer channel assign-
ment or output configuration and resolution. The timing dia-
gram in Figure 3 shows the sequence of events that
implement this function. Refer to Diagrams 1, 2, and 3 in the
Timing Diagrams section for the timing constraints that must
be met.
8
9
10
11
DS011225-44
DS011225-19
FIGURE 3. Starting a Conversion without Updating the Channel Configuration, Resolution, or Data Format
A
www.national.com
16
相關(guān)PDF資料
PDF描述
ADC10154 Low-Voltage High-Speed Quadruple Differential Line Receiver 16-SOIC 0 to 70
ADC10158 Low-Voltage High-Speed Quadruple Differential Line Receiver 16-SOIC 0 to 70
ADC10158CIN 10-Bit Plus Sign 4 レs ADCs with 4- or 8-Channel MUX, Track/Hold and Reference
ADC1021 10-BIT uP COMPATIBLKE A/D CONVERTERS
ADC1021CCJ 10-BIT uP COMPATIBLKE A/D CONVERTERS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADC10158CIWM/48 制造商:Rochester Electronics LLC 功能描述: 制造商:Texas Instruments 功能描述:
ADC10158CIWM/NOPB 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADC10158CIWMX 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADC10158CIWMX/NOPB 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADC10158CMJ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Ended Data Acquisition System
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*