- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378282 > ADC12010CIVYX (NATIONAL SEMICONDUCTOR CORP) 12-Bit, 10 MSPS, 160 mW A/D Converter with Internal Sample-and-Hold PDF資料下載
參數(shù)資料
| 型號(hào)： | ADC12010CIVYX |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | ADC |
| 英文描述： | 12-Bit, 10 MSPS, 160 mW A/D Converter with Internal Sample-and-Hold |
| 中文描述： | 1-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP32 |
| 封裝： | LQFP-32 |
| 文件頁(yè)數(shù)： | 16/22頁(yè) |
| 文件大?。?/td> | 606K |
| 代理商： | ADC12010CIVYX |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)
Functional Description
Operating on a single +5V supply, the ADC12010 uses a
pipeline architecture with error correction circuitry to help
ensure maximum performance. The differential analog input
signal is digitized to 12 bits.
The reference input is buffered to ease the task of driving
that pin.
The output word rate is the same as the clock frequency,
which can be between 100 kSPS and 15 MSPS (typical).
The analog input voltage is acquired at the rising edge of the
clock and the digital data for a given sample is delayed by
the pipeline for 6 clock cycles.
A logic high on the power down (PD) pin reduces the con-
verter power consumption to 40 mW.
Applications Information
1.0 OPERATING CONDITIONS
We recommend that the following conditions be observed for
operation of the ADC12010:
4.75V
≤
V
A
≤
5.25V
V
D
= V
A
2.35V
≤
V
DR
≤
V
D
100 kHz
≤
f
CLK
≤
15 MHz
1.0V
≤
V
REF
≤
2.4V
1.1 Analog Inputs
TheADC12010 has two analog signal inputs, V
+ and V
.
These two pins form a differential input pair. There is one
reference input pin, V
REF
.
1.2 Reference Pins
TheADC12010 is designed to operate with a 2.0V reference,
but performs well with reference voltages in the range of
1.0V to 2.4V. Lower reference voltages will decrease the
signal-to-noise ratio (SNR) of the ADC12010. Increasing the
reference voltage (and the input signal swing) beyond 2.4V
will degrade THD for a full-scale input. It is very important
that all grounds associated with the reference voltage and
the input signal make connection to the analog ground plane
at a single point to minimize the effects of noise currents in
the ground path.
The three Reference Bypass Pins (V
, V
and V
) are
made available for bypass purposes. These pins should
each be bypassed to ground with a 0.1 μF capacitor. Smaller
capacitor values will allow faster recovery from the power
down mode, but may result in degraded noise performance.
DO NOT LOAD these pins.
1.3 Signal Inputs
The signal inputs are V
IN
+ and V
IN
. The input signal, V
IN
, is
defined as
V
IN
= (V
IN
+) – (V
IN
)
Figure 2
shows the expected input signal range.
Note that the common mode input voltage range is 1V to 3V
with a nominal value of V
A
/2. The input signals should re-
main between ground and 4V.
The Peaks of the individual input signals (V
IN
+ and V
IN
)
should each never exceed the voltage described as
V
IN
+, V
IN
= V
REF
+ V
CM
to maintain THD and SINAD performance.
The ADC12010 performs best with a differential input with
each input centered around V
. The peak-to-peak voltage
swing at both V
+ and V
each should not exceed the
value of the reference voltage or the output data will be
clipped. The two input signals should be exactly 180 out of
phase from each other and of the same amplitude. For single
frequency inputs, angular errors result in a reduction of the
effective full scale input. For a complex waveform, however,
angular errors will result in distortion.
For angular deviations of up to 10 degrees from these two
signals being 180 out of phase, the full scale error in LSB
can be described as approximately
E
FS
= dev
1.79
Where dev is the angular difference, in degrees, between
the two signals having a 180 relative phase relationship to
each other (see
Figure 3
). Drive the analog inputs with a
source impedance less than 100
.
For differential operation, each analog input signal should
have a peak-to-peak voltage equal to the input reference
voltage, V
REF
, and be centered around a common mode
voltage, V
CM
.
TABLE 1. Input to Output Relationship—
Differential Input
V
IN
+
V
IN
Output
V
CM
V
REF
/2
V
CM
V
REF
/4
V
CM
V
CM
+ V
REF
/4
V
CM
+ V
REF
/2
V
CM
+ V
REF
/2
V
CM
+ V
REF
/4
V
CM
V
CM
V
REF
/4
V
CM
V
REF
/2
0000 0000 0000
0100 0000 0000
1000 0000 0000
1100 0000 0000
1111 1111 1111
20051611
FIGURE 2. Expected Input Signal Range
20051612
FIGURE 3. Angular Errors Between the Two Input
Signals Will Reduce the Output Level
A
www.national.com
16
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC12010EVAL | 12-Bit, 10 MSPS, 160 mW A/D Converter with Internal Sample-and-Hold |
| ADC12020CIVYX | 12-Bit, 20 MSPS, 185 mW A/D Converter with Internal Sample-and-Hold |
| ADC12020 | NiCd Gas Gauge For High Discharge Rates (>5A), Small Pack Capacities (<2Ah) 16-SOIC 0 to 70 |
| ADC12020CIVY | 12-Bit, 20 MSPS, 185 mW A/D Converter with Internal Sample-and-Hold |
| ADC12020EVAL | 12-Bit, 20 MSPS, 185 mW A/D Converter with Internal Sample-and-Hold |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADC12010CIVYX/NOPB | 功能描述:IC ADC 12BIT 10MSPS 160MW 32LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| ADC12010EVAL | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:12-Bit, 10 MSPS, 160 mW A/D Converter with Internal Sample-and-Hold |
| ADC12010EVAL/NOPB | 功能描述:BOARD EVALUATION FOR ADC12010 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 過(guò)時(shí)/停產(chǎn)零件編號(hào) 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 傳感器類型:CMOS 成像，彩色（RGB） 傳感范圍:WVGA 接口:I²C 靈敏度:60 fps 電源電壓:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相關(guān)產(chǎn)品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP |
| ADC12020 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:12-Bit, 20 MSPS, 185 mW A/D Converter with Internal Sample-and-Hold |
| ADC12020CIVY | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。