- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378282 > ADC12010CIVYX (NATIONAL SEMICONDUCTOR CORP) 12-Bit, 10 MSPS, 160 mW A/D Converter with Internal Sample-and-Hold PDF資料下載
參數(shù)資料
| 型號： | ADC12010CIVYX |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | ADC |
| 英文描述： | 12-Bit, 10 MSPS, 160 mW A/D Converter with Internal Sample-and-Hold |
| 中文描述： | 1-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP32 |
| 封裝： | LQFP-32 |
| 文件頁數(shù)： | 20/22頁 |
| 文件大?。?/td> | 606K |
| 代理商： | ADC12010CIVYX |
Applications Information
(Continued)
4.0 POWER SUPPLY CONSIDERATIONS
The power supply pins should be bypassed with a 10 μF
capacitor and with a 0.1 μF ceramic chip capacitor within a
centimeter of each power pin. Leadless chip capacitors are
preferred because they have low series inductance.
As is the case with all high-speed converters, the ADC12010
is sensitive to power supply noise. Accordingly, the noise on
the analog supply pin should be kept below 100 mV
P-P
.
No pin should ever have a voltage on it that is in excess of
the supply voltages, not even on a transient basis. Be espe-
cially careful of this during turn on and turn off of power.
The V
pin provides power for the output drivers and may
be operated from a supply in the range of 2.35V to V
D
(nominal 5V). This can simplify interfacing to 3V devices and
systems.
DO NOT operate the V
DR
pin at a voltage higher
than V
D
.
5.0 LAYOUT AND GROUNDING
Proper grounding and proper routing of all signals are es-
sential to ensure accurate conversion. Maintaining separate
analog and digital areas of the board, with the ADC12010
between these areas, is required to achieve specified per-
formance.
The ground return for the data outputs (DR GND) carries the
ground current for the output drivers. The output current can
exhibit high transients that could add noise to the conversion
process. To prevent this from happening, the DR GND pins
should NOT be connected to system ground in close prox-
imity to any of the ADC12010’s other ground pins.
Capacitive coupling between the typically noisy digital cir-
cuitry and the sensitive analog circuitry can lead to poor
performance. The solution is to keep the analog circuitry
separated from the digital circuitry, and to keep the clock line
as short as possible.
Digital circuits create substantial supply and ground current
transients. The logic noise thus generated could have sig-
nificant impact upon system noise performance. The best
logic family to use in systems with A/D converters is one
which employs non-saturating transistor designs, or has low
noise characteristics, such as the 74LS, 74HC(T) and
74AC(T)Q families. The worst noise generators are logic
families that draw the largest supply current transients dur-
ing clock or signal edges, like the 74F and the 74AC(T)
families.
The effects of the noise generated from the ADC output
switching can be minimized through the use of 47
to 100
resistors in series with each data output line. Locate these
resistors as close to the ADC output pins as possible.
Since digital switching transients are composed largely of
high frequency components, total ground plane copper
weight will have little effect upon the logic-generated noise.
This is because of the skin effect. Total surface area is more
important than is total ground plane volume.
Generally, analog and digital lines should cross each other at
90 to avoid crosstalk. To maximize accuracy in high speed,
high resolution systems, however, avoid crossing analog and
digital lines altogether. It is important to keep clock lines as
short as possible and isolated fromALL other lines, including
other digital lines. Even the generally accepted 90 crossing
should be avoided with the clock line as even a little coupling
can cause problems at high frequencies. This is because
other lines can introduce jitter into the clock line, which can
lead to degradation of SNR. Also, the high speed clock can
introduce noise into the analog chain.
Best performance at high frequencies and at high resolution
is obtained with a straight signal path. That is, the signal path
through all components should form a straight line wherever
possible.
20051616
FIGURE 7. Example of a Suitable Layout
A
www.national.com
20
相關PDF資料 |
PDF描述 |
|---|---|
| ADC12010EVAL | 12-Bit, 10 MSPS, 160 mW A/D Converter with Internal Sample-and-Hold |
| ADC12020CIVYX | 12-Bit, 20 MSPS, 185 mW A/D Converter with Internal Sample-and-Hold |
| ADC12020 | NiCd Gas Gauge For High Discharge Rates (>5A), Small Pack Capacities (<2Ah) 16-SOIC 0 to 70 |
| ADC12020CIVY | 12-Bit, 20 MSPS, 185 mW A/D Converter with Internal Sample-and-Hold |
| ADC12020EVAL | 12-Bit, 20 MSPS, 185 mW A/D Converter with Internal Sample-and-Hold |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADC12010CIVYX/NOPB | 功能描述:IC ADC 12BIT 10MSPS 160MW 32LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| ADC12010EVAL | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:12-Bit, 10 MSPS, 160 mW A/D Converter with Internal Sample-and-Hold |
| ADC12010EVAL/NOPB | 功能描述:BOARD EVALUATION FOR ADC12010 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 過時/停產零件編號 系列:- 標準包裝:1 系列:- 傳感器類型:CMOS 成像，彩色（RGB） 傳感范圍:WVGA 接口:I²C 靈敏度:60 fps 電源電壓:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相關產品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP |
| ADC12020 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:12-Bit, 20 MSPS, 185 mW A/D Converter with Internal Sample-and-Hold |
| ADC12020CIVY | 功能描述:模數(shù)轉換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復。