- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2064 > ADCLK948BCPZ-REEL7 (Analog Devices Inc)IC CLOCK BUFFER MUX 2:8 32-LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | ADCLK948BCPZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 2/12頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK BUFFER MUX 2:8 32-LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1,500 |
| 系列： | SIGe |
| 類型： | 扇出緩沖器（分配），多路復(fù)用器 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:8 |
| 差分 - 輸入:輸出： | 是/是 |
| 輸入： | CML，CMOS，LVDS，LVPECL |
| 輸出： | LVPECL |
| 頻率 - 最大： | 4.8GHz |
| 電源電壓： | 2.97 V ~ 3.63 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 32-LFCSP-VQ |
| 包裝： | 帶卷 (TR) |
ADCLK948
Rev. A | Page 10 of 12
CLOCK INPUT SELECT (IN_SEL) SETTINGS
A Logic 0 on the IN_SEL pin selects the Input CLK0 and
Input CLK0. A Logic 1 on the IN_SEL pin selects Input CLK1
and Input CLK1.
PCB LAYOUT CONSIDERATIONS
The ADCLK948 buffer is designed for very high speed applica-
tions. Consequently, high speed design techniques must be used
to achieve the specified performance. It is critically important
to use low impedance supply planes for both the negative supply
(VEE) and the positive supply (VCC) planes as part of a multilayer
board. Providing the lowest inductance return path for switching
currents ensures the best possible performance in the target
application.
The following references to the GND plane assume that the VEE
power plane is grounded for LVPECL operation. Note that, for
ECL operation, the VCC power plane becomes the ground plane.
It is also important to adequately bypass the input and output
supplies. Place a 1 μF electrolytic bypass capacitor within several
inches of each VCC power supply pin to the GND plane. In
addition, place multiple high quality 0.001 μF bypass capacitors
as close as possible to each of the VCC supply pins, and connect
the capacitors to the GND plane with redundant vias. Carefully
select high frequency bypass capacitors for minimum induc-
tance and ESR. To improve the effectiveness of the bypass at
high frequencies, minimize parasitic layout inductance. Also,
avoid discontinuities along input and output transmission lines
that can affect jitter performance.
In a 50 Ω environment, input and output matching have a significant
impact on performance. The buffer provides internal 50 Ω
termination resistors for both CLKx and CLKx inputs. Normally,
the return side is connected to the reference pin that is provided.
Carefully bypass the termination potential using ceramic capacitors
to prevent undesired aberrations on the input signal due to parasitic
inductance in the termination return path. If the inputs are dc-
coupled to a source, take care to ensure that the pins are within
the rated input differential and common-mode ranges.
If the return is floated, the device exhibits a 100 Ω cross termi-
nation, but the source must then control the common-mode
voltage and supply the input bias currents.
There are ESD/clamp diodes between the input pins to prevent
the application from developing excessive offsets to the input
transistors. ESD diodes are not optimized for best ac perfor-
mance. When a clamp is required, it is recommended that
appropriate external diodes be used.
Exposed Metal Paddle
The exposed metal paddle on the ADCLK948 package is both
an electrical connection and a thermal enhancement. For the
device to function properly, the paddle must be properly
attached to the VEE power plane.
When properly mounted, the ADCLK948 also dissipates heat
through its exposed paddle. The PCB acts as a heat sink for the
ADCLK948. The PCB attachment must provide a good thermal
path to a larger heat dissipation area. This requires a grid of vias
The ADCLK948 evaluation board (ADCLK948/PCBZ) pro-
vides an example of how to attach the part to the PCB.
VIAS TO VEE POWER
PLANE
08
28
0-
01
8
Figure 18. PCB Land for Attaching Exposed Paddle
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADCLK950BCPZ | IC CLOCK BUFFER MUX 2:10 40LFCSP |
| ADCLK954BCPZ-REEL7 | IC CLOCK BUFFER MUX 2:12 40LFCSP |
| ADCMP343YRJZ-REEL7 | IC COMPARATOR DUAL OD SOT23-8 |
| ADCMP356YKS-REEL7 | IC COMP/REF PP ACTIVE HI SC70-4 |
| ADCMP361WYRJZ-RL7 | IC COMPARATOR SINGLE OD SOT23-5 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADCLK950 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Two Selectable Inputs, 10 LVPECL Outputs, SiGe Clock Fanout Buffer |
| ADCLK950/PCBZ | 功能描述:BOARD EVALUATION FOR ADCLK950 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:SIGe 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| ADCLK950BCPZ | 功能描述:IC CLOCK BUFFER MUX 2:10 40LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘緩沖器，驅(qū)動(dòng)器 系列:SIGe 標(biāo)準(zhǔn)包裝:74 系列:- 類型:扇出緩沖器（分配） 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL，LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:管件 |
| ADCLK950BCPZ-REEL7 | 功能描述:IC CLOCK BUFFER MUX 2:10 40LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘緩沖器，驅(qū)動(dòng)器 系列:SIGe 標(biāo)準(zhǔn)包裝:74 系列:- 類型:扇出緩沖器（分配） 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL，LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:管件 |
| ADCLK954 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Two Selectable Inputs, 12 LVPECL Outputs, SiGe Clock Fanout Buffer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。