- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9099 > ADF4157BCPZ-RL (Analog Devices Inc)IC PLL FREQ SYNTH 6GHZ 20LFCSP PDF資料下載
參數(shù)資料
| 型號： | ADF4157BCPZ-RL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 13/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PLL FREQ SYNTH 6GHZ 20LFCSP |
| 標準包裝： | 5,000 |
| 類型： | 分數(shù) N 合成器（RF） |
| PLL： | 是 |
| 輸入： | CMOS，TTL |
| 輸出： | 時鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:1 |
| 差分 - 輸入:輸出： | 是/無 |
| 頻率 - 最大： | 6GHz |
| 除法器/乘法器： | 是/是 |
| 電源電壓： | 2.7 V ~ 3.3 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 20-LFCSP-VQ |
| 包裝： | 帶卷 (TR) |
ADF4157
Data Sheet
Rev. D | Page 20 of 24
LOW FREQUENCY APPLICATIONS
The specification on the RF input is 0.5 GHz minimum; however,
RF frequencies lower than this can be used, providing the mini-
mum slew rate specification of 400 V/s is met. An appropriate
LVDS driver can be used to square up the RF signal before it is
fed back to the ADF4157 RF input. The FIN1001 from Fairchild
Semiconductor is one such LVDS driver.
FILTER DESIGN—ADIsimPLL
A filter design and analysis program is available to help the user
implement PLL design. Visit www.analog.com/pll for a free
download of the ADIsimPLL software. The software designs,
simulates, and analyzes the entire PLL frequency domain and
time domain response. Various passive and active filter architec-
tures are allowed.
OPERATING WITH WIDE LOOP FILTER
BANDWIDTHS
If a wide loop filter bandwidth is used (>60 kHz), fluctuations
in the phase noise profile may be noticed on channels that are
close to integer multiples of the PFD frequency. This is due to
operation of the charge pump close to the dead zone. To improve
the phase noise, a bleed current can be enabled to bias the charge
pump away from the dead zone. To enable this, set Bit DB[24:23]
in Register 4. Using this mode has the added advantage of
improving the integer boundary spurs by 4 dB to 5 dB. Note
that it is also safe to use this mode if the loop filter bandwidth
is <60 kHz.
PCB DESIGN GUIDELINES FOR THE CHIP SCALE
PACKAGE
The lands on the chip scale package (CP-20) are rectangular.
The printed circuit board pad for these should be 0.1 mm
longer than the package land length and 0.05 mm wider than
the package land width. The land should be centered on the pad.
This ensures that the solder joint size is maximized.
The bottom of the chip scale package has a central thermal pad.
The thermal pad on the printed circuit board (PCB) should be
at least as large as the exposed pad. On the printed circuit
board, there should be a clearance of at least 0.25 mm between
the thermal pad and the inner edges of the pad pattern. This
ensures that shorting is avoided.
Thermal vias can be used on the PCB thermal pad to improve
thermal performance of the package. If vias are used, they should
be incorporated into the thermal pad at 1.2 mm pitch grid. The
via diameter should be between 0.3 mm and 0.33 mm, and the
via barrel should be plated with 1 ounce of copper to plug the
via. The user should connect the PCB thermal pad to AGND.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X9400WV24I-2.7T1 | IC XDCP QUAD 64-TAP 10K 24-TSSOP |
| ISPPAC-CLK5312S-01T48C | IC BUFFER FANOUT ISP UNIV 48TQFP |
| X9400WV24-2.7T1 | IC XDCP QUAD 64-TAP 10K 24-TSSOP |
| VI-B7H-MY-F3 | CONVERTER MOD DC/DC 52V 50W |
| X9400WS24T1 | IC XDCP QUAD 64-TAP 10K 24-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADF4157BCPZ-RL1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Resolution 6 GHz Fractional-N Frequency Synthesizer |
| ADF4157BCPZ-RL7 | 功能描述:IC PLL FREQ SYNTH 6GHZ 20LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
| ADF4157BCPZ-RL71 | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Resolution 6 GHz Fractional-N Frequency Synthesizer |
| ADF4157BRUZ | 功能描述:IC PLL FREQ SYNTH 6GHZ 16TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP（0.175"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR |
| ADF4157BRUZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Resolution 6 GHz Fractional-N Frequency Synthesizer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。