- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8991 > ADG3308BRUZ (Analog Devices Inc)IC XLATOR 8CH 1.2-5.5V 20-TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | ADG3308BRUZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 10/20頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC XLATOR 8CH 1.2-5.5V 20-TSSOP |
| 標(biāo)準(zhǔn)包裝： | 75 |
| 邏輯功能： | 變換器，雙向 |
| 位數(shù)： | 8 |
| 輸入類型： | 邏輯 |
| 輸出類型： | 邏輯 |
| 數(shù)據(jù)速率： | 50Mbps |
| 通道數(shù)： | 8 |
| 輸出/通道數(shù)目： | 1 |
| 差分 - 輸入:輸出： | 無(wú)/無(wú) |
| 傳輸延遲（最大）： | 6ns |
| 電源電壓： | 1.15 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 20-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-TSSOP |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁(yè)面： | 802 (CN2011-ZH PDF) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
ADG3308/ADG3308-1
Data Sheet
Rev. D | Page 18 of 20
APPLICATIONS
The ADG3308/ADG3308-1 are designed for digital circuits
that operate at different supply voltages; therefore, logic level
translation is required. The lower voltage logic signals are
connected to the A pins, and the higher voltage logic signals
to the Y pins. The ADG3308/ADG3308-1 can provide level
translation in both directions (A→Y or Y→A) on all eight
channels, eliminating the need for a level translator IC for
each direction. The internal architecture allows the ADG3308/
ADG3308-1 to perform bidirectional level translation without
an additional signal to set the direction in which the translation
is made. It also allows simultaneous data flow in both directions
on the same part, for example, when two channels translate in the
A→Y direction while the other two translate in the Y→A
direction. This simplifies the design by eliminating the timing
requirements for the direction signal and reduces the number of
ICs used for level translation.
Figure 40 shows an application where a 3.3 V microprocessor
can read or write data to and from a 1.8 V peripheral device
using an 8-bit bus.
VCCA
A1
A2
A3
A4
EN
GND
Y4
Y3
Y2
Y1
VCCY
M
ICRO
P
RO
CE
S
O
R/
M
IC
R
OC
ON
TR
OLLE
R
/
DS
P
3.3V
1.8V
P
E
RI
P
HE
RAL
DE
V
ICE
100nF
I/OH1
I/OH4
I/OH3
I/OH2
I/OL1
I/OL4
I/OL3
I/OL2
GND
A5
A6
A7
A8
Y8
Y7
Y6
Y5
ADG3308/
ADG3308-1
I/OH5
I/OH8
I/OH7
I/OH6
I/OL5
I/OL8
I/OL7
I/OL6
04865-
056
Figure 40. 1.8 V to 3.3 V 8-Bit Level Translation Circuit
When the application requires level translation between
a microprocessor and multiple peripheral devices, the
ADG3308/ADG3308-1 I/O pins can be three-stated by setting
EN = 0. This feature allows the ADG3308/ADG3308-1 to share
the data buses with other devices without causing contention
issues. Figure 41 shows an application where a 3.3 V micro-
processor is connected to 1.8 V peripheral devices using the
three-state feature.
ADG3308/
ADG3308-1
M
ICRO
P
RO
CE
S
O
R/
M
IC
R
OC
ON
TR
OLLE
R
/
DS
P
I/OH1
CS
3.3V
1.8V
P
E
RI
P
HE
RAL
D
EVI
C
E
1
P
E
RI
P
HE
RAL
D
EVI
C
E
2
100nF
I/OH2
I/OH8
I/OH7
I/OH6
I/OH5
I/OH4
I/OH3
GND
1.8V
100nF
I/OL1
I/OL2
I/OL8
I/OL7
I/OL6
I/OL5
I/OL4
I/OL3
GND
Y1
VCCY
Y2
Y3
Y4
Y5
Y6
Y7
Y8
EN
GND
A8
A7
A6
A5
A4
A3
A2
A1
VCCA
ADG3308/
ADG3308-1
I/OL1
I/OL2
I/OL8
I/OL7
I/OL6
I/OL5
I/OL4
I/OL3
Y1
VCCY
Y2
Y3
Y4
Y5
Y6
Y7
Y8
EN
GND
A8
A7
A6
A5
A4
A3
A2
A1
VCCA
04865-
055
Figure 41. 1.8 V to 3.3 V Level Translation Circuit
Using the Three-State Feature
LAYOUT GUIDELINES
As with any high speed digital IC, the printed circuit board
layout is important in the overall performance of the circuit. Care
should be taken to ensure proper power supply bypass and
return paths for the high speed signals. Each VCC pin (VCCA and
VCCY) should be bypassed using low effective series resistance
(ESR) and effective series inductance (ESI) capacitors placed as
close as possible to the VCCA and VCCY pins. The parasitic induc-
tance of the high speed signal track can cause significant overshoot.
This effect can be reduced by keeping the length of the tracks as
short as possible. A solid copper plane for the return path
(GND) is also recommended.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27497T24F2SB | CONN RCPT 100POS WALL MNT W/SCKT |
| SY10ELT20VZG | IC TRANSLATOR PECL 3.3/5V 8-SOIC |
| SY10ELT23LZG | IC TRANSLATOR DUAL 3.3V 8-SOIC |
| SY10ELT22LZG | IC XLATOR PECL-TTL DIFF 8-SOIC |
| SY10EPT28LZG | IC TRANSLATOR 3V DIFF 8-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADG3308BRUZ-REEL | 功能描述:IC XLATOR 8CH 1.2-5.5V 20TSSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 變換器 系列:- 產(chǎn)品培訓(xùn)模塊:Logic Packages 標(biāo)準(zhǔn)包裝:2,500 系列:- 邏輯功能:變換器，雙向 位數(shù):2 輸入類型:電壓 輸出類型:電壓 數(shù)據(jù)速率:- 通道數(shù):2 輸出/通道數(shù)目:1 差分 - 輸入:輸出:無(wú)/無(wú) 傳輸延遲（最大）:1.5ns 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:帶卷 (TR) 其它名稱:935284857118GTL2002DP/S440-TGTL2002DP/S440-T-ND |
| ADG3308BRUZ-REEL7 | 功能描述:IC XLATOR 8CH 1.2-5.5V 20TSSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 變換器 系列:- 產(chǎn)品培訓(xùn)模塊:Logic Packages 標(biāo)準(zhǔn)包裝:2,500 系列:- 邏輯功能:變換器，雙向 位數(shù):2 輸入類型:電壓 輸出類型:電壓 數(shù)據(jù)速率:- 通道數(shù):2 輸出/通道數(shù)目:1 差分 - 輸入:輸出:無(wú)/無(wú) 傳輸延遲（最大）:1.5ns 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:帶卷 (TR) 其它名稱:935284857118GTL2002DP/S440-TGTL2002DP/S440-T-ND |
| ADG333 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad SPDT Switch |
| ADG333A | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad SPDT Switch |
| ADG333A_05 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad SPDT Switch |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。