- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8991 > ADG3308BRUZ (Analog Devices Inc)IC XLATOR 8CH 1.2-5.5V 20-TSSOP PDF資料下載
參數(shù)資料
| 型號： | ADG3308BRUZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 8/20頁 |
| 文件大小： | 0K |
| 描述： | IC XLATOR 8CH 1.2-5.5V 20-TSSOP |
| 標(biāo)準(zhǔn)包裝： | 75 |
| 邏輯功能： | 變換器，雙向 |
| 位數(shù)： | 8 |
| 輸入類型： | 邏輯 |
| 輸出類型： | 邏輯 |
| 數(shù)據(jù)速率： | 50Mbps |
| 通道數(shù)： | 8 |
| 輸出/通道數(shù)目： | 1 |
| 差分 - 輸入:輸出： | 無/無 |
| 傳輸延遲（最大）： | 6ns |
| 電源電壓： | 1.15 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 20-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-TSSOP |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁面： | 802 (CN2011-ZH PDF) |
ADG3308/ADG3308-1
Data Sheet
Rev. D | Page 16 of 20
THEORY OF OPERATION
The ADG3308/ADG3308-1 level translators allow the level
shifting necessary for data transfer in a system where multiple
supply voltages are used. The device requires two supplies, VCCA
and VCCY (VCCA ≤ VCCY). These supplies set the logic levels on
each side of the device. When driving the A pins, the device
translates the VCCA compatible logic levels to VCCY compatible
logic levels available at the Y pins. Similarly, because the device
is capable of bidirectional translation, when driving the Y pins
the VCCY compatible logic levels are translated to the VCCA
compatible logic levels available at the A pins. When EN = 0,
the A1 pin to the A8 pin and the Y1 pin to the Y8 pin are three-
stated. When EN is driven high, the ADG3308/ADG3308-1 go
into normal operation mode and perform level translation.
LEVEL TRANSLATOR ARCHITECTURE
The ADG3308/ADG3308-1 consist of eight bidirectional
channels. Each channel can translate logic levels in either the
A→Y or the Y→A direction. They use a one-shot accelerator
architecture, ensuring excellent switching characteristics.
Figure 39 shows a simplified block diagram of a bidirectional
channel.
ONE-SHOT GENERATOR
6k
Y
VCCA
VCCY
T2
T1
T3
T4
A
P
N
U1
U2
U4
U3
04865-
053
Figure 39. Simplified Block Diagram of an
ADG3308/ADG3308-1 Channel
The logic level translation in the A→Y direction is performed
using a level translator (U1) and an inverter (U2), whereas the
translation in the Y→A direction is performed using the U3
inverter and U4 inverter. The one-shot generator detects a rising
or falling edge present on either the A side or the Y side of the
channel. It sends a short pulse that turns on the PMOS transistors
(T1 and T2) for a rising edge, or the NMOS transistors (T3 and
T4) for a falling edge. This charges/discharges the capacitive load
faster, resulting in fast rise and fall times.
The inputs of the unused channels (A or Y) should be tied to
their corresponding VCC rail (VCCA or VCCY) or to GND.
INPUT DRIVING REQUIREMENTS
To ensure correct operation of the ADG3308/ADG3308-1,
the circuit that drives the input of the device should be able
to ensure rise/fall times of less than 3 ns when driving a
load consisting of a 6 k resistor in parallel with the input
capacitance of the ADG3308/ADG3308-1 channel.
OUTPUT LOAD REQUIREMENTS
The ADG3308/ADG3308-1 level translators are designed to
drive CMOS-compatible loads. If current-driving capability
is required, it is recommended to use buffers between the
ENABLE OPERATION
The ADG3308/ADG3308-1 provide three-state operation at the
A I/O pins and the Y I/O pins by using the enable (EN) pin, as
shown in Table 4.
Table 4. Truth Table
EN
Y I/O Pins
A I/O Pins
0
High-Z1
1
Normal operation2
1
High impedance state.
2
In normal operation, the ADG3308/ADG3308-1 perform level translation.
When EN = 0, the ADG3308/ADG3308-1 enter into three-state
mode. In this mode, the current consumption from both the
VCCA and VCCY supplies is reduced, allowing the user to save
power, which is critical, especially in battery-operated systems.
The EN input pin can only be driven with VCCY compatible logic
levels for the ADG3308, whereas the ADG3308-1 can be driven
with either VCCA- or VCCY compatible logic levels.
POWER SUPPLIES
For proper operation of the device, the voltage applied to the
VCCA must always be less than or equal to the voltage applied
to VCCY. To meet this condition, the recommended power-up
operate properly only after both supply voltages reach their
nominal values. It is not recommended to use the part in a system
where, during power-up, VCCA may be greater than VCCY due to
a significant increase in the current taken from the VCCA supply.
For optimum performance, the VCCA and VCCY pins should be
decoupled to GND as close as possible to the device.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27497T24F2SB | CONN RCPT 100POS WALL MNT W/SCKT |
| SY10ELT20VZG | IC TRANSLATOR PECL 3.3/5V 8-SOIC |
| SY10ELT23LZG | IC TRANSLATOR DUAL 3.3V 8-SOIC |
| SY10ELT22LZG | IC XLATOR PECL-TTL DIFF 8-SOIC |
| SY10EPT28LZG | IC TRANSLATOR 3V DIFF 8-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADG3308BRUZ-REEL | 功能描述:IC XLATOR 8CH 1.2-5.5V 20TSSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 變換器 系列:- 產(chǎn)品培訓(xùn)模塊:Logic Packages 標(biāo)準(zhǔn)包裝:2,500 系列:- 邏輯功能:變換器，雙向 位數(shù):2 輸入類型:電壓 輸出類型:電壓 數(shù)據(jù)速率:- 通道數(shù):2 輸出/通道數(shù)目:1 差分 - 輸入:輸出:無/無 傳輸延遲（最大）:1.5ns 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:帶卷 (TR) 其它名稱:935284857118GTL2002DP/S440-TGTL2002DP/S440-T-ND |
| ADG3308BRUZ-REEL7 | 功能描述:IC XLATOR 8CH 1.2-5.5V 20TSSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 變換器 系列:- 產(chǎn)品培訓(xùn)模塊:Logic Packages 標(biāo)準(zhǔn)包裝:2,500 系列:- 邏輯功能:變換器，雙向 位數(shù):2 輸入類型:電壓 輸出類型:電壓 數(shù)據(jù)速率:- 通道數(shù):2 輸出/通道數(shù)目:1 差分 - 輸入:輸出:無/無 傳輸延遲（最大）:1.5ns 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:帶卷 (TR) 其它名稱:935284857118GTL2002DP/S440-TGTL2002DP/S440-T-ND |
| ADG333 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad SPDT Switch |
| ADG333A | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad SPDT Switch |
| ADG333A_05 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad SPDT Switch |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。