The product of CLKIN and PLLM must never exceed f
參數(shù)資料
型號: ADSP-21369KSWZ-2A
廠商: Analog Devices Inc
文件頁數(shù): 11/64頁
文件大?。?/td> 0K
描述: IC DSP 32BIT 233MHZ 208-LQFP
產(chǎn)品培訓模塊: SHARC Processor Overview
標準包裝: 1
系列: SHARC®
類型: 浮點
接口: DAI,DPI
時鐘速率: 333MHz
非易失內(nèi)存: ROM(768 kB)
芯片上RAM: 256kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.20V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 208-LQFP 裸露焊盤
供應商設備封裝: 208-LQFP-EP(28x28)
包裝: 托盤
配用: ADZS-21369-EZLITE-ND - KIT EVAL EZ LITE ADDS-21369
Rev. F
|
Page 19 of 64
|
October 2013
The product of CLKIN and PLLM must never exceed fVCO
(max) in Table 13 if the input divider is enabled
(INDIV = 1).
The VCO frequency is calculated as follows:
fVCO = 2 PLLM fINPUT
fCCLK = (2 PLLM fINPUT) (2 PLLD)
where:
fVCO = VCO output
PLLM = Multiplier value programmed in the PMCTL register.
During reset, the PLLM value is derived from the ratio selected
using the CLK_CFG pins in hardware.
PLLD = Divider value 1, 2, 4, or 8 based on the PLLD value pro-
grammed on the PMCTL register. During reset this value is 1.
fINPUT = Input frequency to the PLL.
fINPUT = CLKIN when the input divider is disabled or
fINPUT = CLKIN 2 when the input divider is enabled
Note the definitions of the clock periods that are a function of
CLKIN and the appropriate ratio control shown in and
Table 11. All of the timing specifications for the ADSP-2136x
peripherals are defined in relation to t
PCLK. See the peripheral spe-
cific timing section for each peripheral’s timing information.
Figure 5 shows core to CLKIN relationships with external oscil-
lator or crystal. The shaded divider/multiplier blocks denote
where clock ratios can be set through hardware or software
using the power management control register (PMCTL). For
more information, see the processor hardware reference.
Table 11. Clock Periods
Timing
Requirements
Description
t
CK
CLKIN Clock Period
t
CCLK
Processor Core Clock Period
t
PCLK
Peripheral Clock Period = 2 × t
CCLK
Figure 5. Core Clock and System Clock Relationship to CLKIN
LOOP
FILTER
CLKIN
PCLK
SDCLK
SDRAM
DIVIDER
PMCTL
(PLLBP)
B
Y
P
A
S
M
U
X
DIVIDE
BY 2
PMCTL
(SDCKR)
CCLK
B
Y
P
A
S
M
U
X
PLL
XTAL
CLKIN
DIVIDER
PLL
MULTIPLIER
BUF
VCO
BUF
PMCTL
(INDIV)
PLL
DIVIDER
CLK_CFGx/PMCTL (2xPLLM)
P
IN
M
U
X
CLKOUT (TESTONLY)
DELAY OF
4096 CLKIN
CYCLES
CCLK
PCLK
PMCTL
(PLLBP)
PMCTL
(2xPLLD)
fVCO
fCCLK
fINPUT
相關PDF資料
PDF描述
NML1215SC CONV DC/DC 2W 12VIN 15VOUT SIP
GEC26DRYH-S13 CONN EDGECARD 52POS .100 EXTEND
VI-B1R-CW-B1 CONVERTER MOD DC/DC 7.5V 100W
ADSP-BF547KBCZ-6A IC DSP 600MHZ 400CSPBGA
ADSP-2115BPZ-100 IC DSP CONTROLLER 16BIT 68-PLCC
相關代理商/技術參數(shù)
參數(shù)描述
ADSP-21369KSWZ-4A 功能描述:IC DSP 32BIT 350MHZ 208-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:SHARC® 標準包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應商設備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-21369KSWZ-5A 功能描述:IC DSP 32BIT 366MHZ 208LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:SHARC® 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C,McASP,McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應商設備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-21369KSWZ-6A 功能描述:IC DSP 32BIT 400MHZ 208-LQFP 制造商:analog devices inc. 系列:SHARC? 包裝:托盤 零件狀態(tài):有效 類型:浮點 接口:DAI,DPI 時鐘速率:400MHz 非易失性存儲器:ROM(768 kB) 片載 RAM:256KB 電壓 - I/O:3.30V 電壓 - 內(nèi)核:1.20V 工作溫度:0°C ~ 70°C(TA) 安裝類型:表面貼裝 封裝/外殼:208-LQFP 裸露焊盤 供應商器件封裝:208-LQFP-EP(28x28) 標準包裝:1
ADSP-21369KSZ-1A 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit/40-Bit 266MHz 266MIPS 208-Pin MQFP 制造商:Analog Devices 功能描述:PROCESSOR ((NS))
ADSP-21369KSZ-1A 制造商:Analog Devices 功能描述:DSP PROCESSOR ((NS))